r7780mp.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Configuation settings for the Renesas R7780MP board
  4. *
  5. * Copyright (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
  6. * Copyright (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
  7. */
  8. #ifndef __R7780RP_H
  9. #define __R7780RP_H
  10. #define CONFIG_CPU_SH7780 1
  11. #define CONFIG_R7780MP 1
  12. #define CONFIG_SYS_R7780MP_OLD_FLASH 1
  13. #define __LITTLE_ENDIAN__ 1
  14. #define CONFIG_DISPLAY_BOARDINFO
  15. #define CONFIG_CONS_SCIF0 1
  16. #define CONFIG_SYS_SDRAM_BASE (0x08000000)
  17. #define CONFIG_SYS_SDRAM_SIZE (128 * 1024 * 1024)
  18. #define CONFIG_SYS_PBSIZE 256
  19. /* Flash board support */
  20. #define CONFIG_SYS_FLASH_BASE (0xA0000000)
  21. #ifdef CONFIG_SYS_R7780MP_OLD_FLASH
  22. /* NOR Flash (S29PL127J60TFI130) */
  23. # define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT
  24. # define CONFIG_SYS_MAX_FLASH_BANKS (2)
  25. # define CONFIG_SYS_MAX_FLASH_SECT 270
  26. # define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE,\
  27. CONFIG_SYS_FLASH_BASE + 0x100000,\
  28. CONFIG_SYS_FLASH_BASE + 0x400000,\
  29. CONFIG_SYS_FLASH_BASE + 0x700000, }
  30. #else /* CONFIG_SYS_R7780MP_OLD_FLASH */
  31. /* NOR Flash (Spantion S29GL256P) */
  32. # define CONFIG_SYS_MAX_FLASH_BANKS (1)
  33. # define CONFIG_SYS_MAX_FLASH_SECT 256
  34. # define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
  35. #endif /* CONFIG_SYS_R7780MP_OLD_FLASH */
  36. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
  37. /* Address of u-boot image in Flash */
  38. #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
  39. #define CONFIG_SYS_MONITOR_LEN (256 * 1024)
  40. /* Size of DRAM reserved for malloc() use */
  41. #define CONFIG_SYS_MALLOC_LEN (1204 * 1024)
  42. #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
  43. #define CONFIG_SYS_RX_ETH_BUFFER (8)
  44. #undef CONFIG_SYS_FLASH_CFI_BROKEN_TABLE
  45. #undef CONFIG_SYS_FLASH_QUIET_TEST
  46. /* print 'E' for empty sector on flinfo */
  47. #define CONFIG_SYS_FLASH_EMPTY_INFO
  48. #define CONFIG_SYS_FLASH_ERASE_TOUT 120000
  49. #define CONFIG_SYS_FLASH_WRITE_TOUT 500
  50. /* Board Clock */
  51. #define CONFIG_SYS_CLK_FREQ 33333333
  52. #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
  53. /* PCI Controller */
  54. #if defined(CONFIG_CMD_PCI)
  55. #define CONFIG_SH4_PCI
  56. #define CONFIG_SH7780_PCI
  57. #define CONFIG_SH7780_PCI_LSR 0x07f00001
  58. #define CONFIG_SH7780_PCI_LAR CONFIG_SYS_SDRAM_SIZE
  59. #define CONFIG_SH7780_PCI_BAR CONFIG_SYS_SDRAM_SIZE
  60. #define CONFIG_PCI_SCAN_SHOW 1
  61. #define __mem_pci
  62. #define CONFIG_PCI_MEM_BUS 0xFD000000 /* Memory space base addr */
  63. #define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
  64. #define CONFIG_PCI_MEM_SIZE 0x01000000 /* Size of Memory window */
  65. #define CONFIG_PCI_IO_BUS 0xFE200000 /* IO space base address */
  66. #define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
  67. #define CONFIG_PCI_IO_SIZE 0x00200000 /* Size of IO window */
  68. #define CONFIG_PCI_SYS_PHYS CONFIG_SYS_SDRAM_BASE
  69. #define CONFIG_PCI_SYS_BUS CONFIG_SYS_SDRAM_BASE
  70. #define CONFIG_PCI_SYS_SIZE CONFIG_SYS_SDRAM_SIZE
  71. #endif /* CONFIG_CMD_PCI */
  72. #if defined(CONFIG_CMD_NET)
  73. /* AX88796L Support(NE2000 base chip) */
  74. #define CONFIG_DRIVER_AX88796L
  75. #define CONFIG_DRIVER_NE2000_BASE 0xA4100000
  76. #endif
  77. /* Compact flash Support */
  78. #if defined(CONFIG_IDE)
  79. #define CONFIG_IDE_RESET 1
  80. #define CONFIG_SYS_PIO_MODE 1
  81. #define CONFIG_SYS_IDE_MAXBUS 1 /* IDE bus */
  82. #define CONFIG_SYS_IDE_MAXDEVICE 1
  83. #define CONFIG_SYS_ATA_BASE_ADDR 0xb4000000
  84. #define CONFIG_SYS_ATA_STRIDE 2 /* 1bit shift */
  85. #define CONFIG_SYS_ATA_DATA_OFFSET 0x1000 /* data reg offset */
  86. #define CONFIG_SYS_ATA_REG_OFFSET 0x1000 /* reg offset */
  87. #define CONFIG_SYS_ATA_ALT_OFFSET 0x800 /* alternate register offset */
  88. #define CONFIG_IDE_SWAP_IO
  89. #endif /* CONFIG_IDE */
  90. #endif /* __R7780RP_H */