ls1028ardb.h 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2019 NXP
  4. */
  5. #ifndef __LS1028A_RDB_H
  6. #define __LS1028A_RDB_H
  7. #include "ls1028a_common.h"
  8. #define CONFIG_SYS_CLK_FREQ 100000000
  9. #define CONFIG_DDR_CLK_FREQ 100000000
  10. #define COUNTER_FREQUENCY_REAL (CONFIG_SYS_CLK_FREQ / 4)
  11. #define CONFIG_SYS_RTC_BUS_NUM 0
  12. /* Store environment at top of flash */
  13. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  14. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  15. #define CONFIG_QIXIS_I2C_ACCESS
  16. /*
  17. * QIXIS Definitions
  18. */
  19. #define CONFIG_FSL_QIXIS
  20. #ifdef CONFIG_FSL_QIXIS
  21. #define QIXIS_BASE 0x7fb00000
  22. #define QIXIS_BASE_PHYS QIXIS_BASE
  23. #define CONFIG_SYS_I2C_FPGA_ADDR 0x66
  24. #define QIXIS_LBMAP_SWITCH 2
  25. #define QIXIS_LBMAP_MASK 0xe0
  26. #define QIXIS_LBMAP_SHIFT 0x5
  27. #define QIXIS_LBMAP_DFLTBANK 0x00
  28. #define QIXIS_LBMAP_ALTBANK 0x00
  29. #define QIXIS_LBMAP_SD 0x00
  30. #define QIXIS_LBMAP_EMMC 0x00
  31. #define QIXIS_LBMAP_XSPI 0x00
  32. #define QIXIS_RCW_SRC_SD 0xf8
  33. #define QIXIS_RCW_SRC_EMMC 0xf9
  34. #define QIXIS_RCW_SRC_XSPI 0xff
  35. #define QIXIS_RST_CTL_RESET 0x31
  36. #define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x10
  37. #define QIXIS_RCFG_CTL_RECONFIG_START 0x11
  38. #define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
  39. #define QIXIS_RST_FORCE_MEM 0x01
  40. #define CONFIG_SYS_FPGA_CSPR_EXT (0x0)
  41. #define CONFIG_SYS_FPGA_CSPR (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) | \
  42. CSPR_PORT_SIZE_8 | \
  43. CSPR_MSEL_GPCM | \
  44. CSPR_V)
  45. #define CONFIG_SYS_FPGA_CSOR (CSOR_NOR_ADM_SHIFT(4) | \
  46. CSOR_NOR_NOR_MODE_AVD_NOR | \
  47. CSOR_NOR_TRHZ_80)
  48. #endif
  49. /* SATA */
  50. #define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
  51. #define CONFIG_SYS_SCSI_MAX_LUN 1
  52. #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
  53. CONFIG_SYS_SCSI_MAX_LUN)
  54. #define SCSI_VEND_ID 0x1b4b
  55. #define SCSI_DEV_ID 0x9170
  56. #define CONFIG_SCSI_DEV_LIST {SCSI_VEND_ID, SCSI_DEV_ID}
  57. #define CONFIG_SCSI_AHCI_PLAT
  58. #define CONFIG_SYS_SATA1 AHCI_BASE_ADDR1
  59. /* Initial environment variables */
  60. #ifndef SPL_NO_ENV
  61. #undef CONFIG_EXTRA_ENV_SETTINGS
  62. #define CONFIG_EXTRA_ENV_SETTINGS \
  63. "board=ls1028ardb\0" \
  64. "hwconfig=fsl_ddr:bank_intlv=auto\0" \
  65. "ramdisk_addr=0x800000\0" \
  66. "ramdisk_size=0x2000000\0" \
  67. "bootm_size=0x10000000\0" \
  68. "fdt_addr=0x00f00000\0" \
  69. "kernel_addr=0x01000000\0" \
  70. "scriptaddr=0x80000000\0" \
  71. "scripthdraddr=0x80080000\0" \
  72. "fdtheader_addr_r=0x80100000\0" \
  73. "kernelheader_addr_r=0x80200000\0" \
  74. "load_addr=0xa0000000\0" \
  75. "kernel_addr_r=0x81000000\0" \
  76. "fdt_addr_r=0x90000000\0" \
  77. "ramdisk_addr_r=0xa0000000\0" \
  78. "kernel_start=0x1000000\0" \
  79. "kernelheader_start=0x600000\0" \
  80. "kernel_load=0xa0000000\0" \
  81. "kernel_size=0x2800000\0" \
  82. "kernelheader_size=0x40000\0" \
  83. "kernel_addr_sd=0x8000\0" \
  84. "kernel_size_sd=0x14000\0" \
  85. "kernelhdr_addr_sd=0x3000\0" \
  86. "kernelhdr_size_sd=0x20\0" \
  87. "console=ttyS0,115200\0" \
  88. "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
  89. BOOTENV \
  90. "boot_scripts=ls1028ardb_boot.scr\0" \
  91. "boot_script_hdr=hdr_ls1028ardb_bs.out\0" \
  92. "scan_dev_for_boot_part=" \
  93. "part list ${devtype} ${devnum} devplist; " \
  94. "env exists devplist || setenv devplist 1; " \
  95. "for distro_bootpart in ${devplist}; do " \
  96. "if fstype ${devtype} " \
  97. "${devnum}:${distro_bootpart} " \
  98. "bootfstype; then " \
  99. "run scan_dev_for_boot; " \
  100. "fi; " \
  101. "done\0" \
  102. "boot_a_script=" \
  103. "load ${devtype} ${devnum}:${distro_bootpart} " \
  104. "${scriptaddr} ${prefix}${script}; " \
  105. "env exists secureboot && load ${devtype} " \
  106. "${devnum}:${distro_bootpart} " \
  107. "${scripthdraddr} ${prefix}${boot_script_hdr} " \
  108. "&& esbc_validate ${scripthdraddr};" \
  109. "source ${scriptaddr}\0" \
  110. "xspi_bootcmd=echo Trying load from FlexSPI flash ...;" \
  111. "sf probe 0:0 && sf read $load_addr " \
  112. "$kernel_start $kernel_size ; env exists secureboot &&" \
  113. "sf read $kernelheader_addr_r $kernelheader_start " \
  114. "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
  115. " bootm $load_addr#$board\0" \
  116. "xspi_hdploadcmd=echo Trying load HDP firmware from FlexSPI...;" \
  117. "sf probe 0:0 && sf read $load_addr 0x940000 0x30000 " \
  118. "&& hdp load $load_addr 0x2000\0" \
  119. "sd_bootcmd=echo Trying load from SD ...;" \
  120. "mmc dev 0;mmcinfo; mmc read $load_addr " \
  121. "$kernel_addr_sd $kernel_size_sd && " \
  122. "env exists secureboot && mmc read $kernelheader_addr_r " \
  123. "$kernelhdr_addr_sd $kernelhdr_size_sd " \
  124. " && esbc_validate ${kernelheader_addr_r};" \
  125. "bootm $load_addr#$board\0" \
  126. "sd_hdploadcmd=echo Trying load HDP firmware from SD..;" \
  127. "mmc dev 0;mmcinfo;mmc read $load_addr 0x4a00 0x200 " \
  128. "&& hdp load $load_addr 0x2000\0" \
  129. "emmc_bootcmd=echo Trying load from EMMC ..;" \
  130. "mmc dev 1;mmcinfo; mmc read $load_addr " \
  131. "$kernel_addr_sd $kernel_size_sd && " \
  132. "env exists secureboot && mmc read $kernelheader_addr_r " \
  133. "$kernelhdr_addr_sd $kernelhdr_size_sd " \
  134. " && esbc_validate ${kernelheader_addr_r};" \
  135. "bootm $load_addr#$board\0" \
  136. "emmc_hdploadcmd=echo Trying load HDP firmware from EMMC..;" \
  137. "mmc dev 1;mmcinfo;mmc read $load_addr 0x4a00 0x200 " \
  138. "&& hdp load $load_addr 0x2000\0"
  139. #endif
  140. #endif /* __LS1028A_RDB_H */