kzm9g.h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
  4. * Copyright (C) 2012 Renesas Solutions Corp.
  5. */
  6. #ifndef __KZM9G_H
  7. #define __KZM9G_H
  8. #define CONFIG_SH73A0
  9. #define CONFIG_MACH_TYPE MACH_TYPE_KZM9G
  10. #include <asm/arch/rmobile.h>
  11. #define CONFIG_CMDLINE_TAG
  12. #define CONFIG_SETUP_MEMORY_TAGS
  13. #define CONFIG_INITRD_TAG
  14. /* MEMORY */
  15. #define KZM_SDRAM_BASE (0x40000000)
  16. #define PHYS_SDRAM KZM_SDRAM_BASE
  17. #define PHYS_SDRAM_SIZE (512 * 1024 * 1024)
  18. /* NOR Flash */
  19. #define KZM_FLASH_BASE (0x00000000)
  20. #define CONFIG_SYS_FLASH_BASE (KZM_FLASH_BASE)
  21. #define CONFIG_SYS_FLASH_CFI_WIDTH (FLASH_CFI_16BIT)
  22. #define CONFIG_SYS_MAX_FLASH_BANKS (1)
  23. #define CONFIG_SYS_MAX_FLASH_SECT (512)
  24. /* prompt */
  25. #define CONFIG_SYS_PBSIZE 256
  26. #define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
  27. /* SCIF */
  28. #define CONFIG_CONS_SCIF4
  29. #undef CONFIG_SYS_LOADS_BAUD_CHANGE
  30. #define CONFIG_SYS_INIT_RAM_ADDR (0xE5600000) /* on MERAM */
  31. #define CONFIG_SYS_INIT_RAM_SIZE (0x10000)
  32. #define LOW_LEVEL_MERAM_STACK (CONFIG_SYS_INIT_RAM_ADDR - 4)
  33. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  34. CONFIG_SYS_INIT_RAM_SIZE - \
  35. GENERATED_GBL_DATA_SIZE)
  36. #define CONFIG_SDRAM_OFFSET_FOR_RT (16 * 1024 * 1024)
  37. #define CONFIG_SYS_SDRAM_BASE (KZM_SDRAM_BASE + CONFIG_SDRAM_OFFSET_FOR_RT)
  38. #define CONFIG_SYS_SDRAM_SIZE (PHYS_SDRAM_SIZE - CONFIG_SDRAM_OFFSET_FOR_RT)
  39. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 32 * 1024 * 1024)
  40. #define CONFIG_SYS_MONITOR_BASE (KZM_FLASH_BASE)
  41. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024)
  42. #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
  43. #define CONFIG_STANDALONE_LOAD_ADDR 0x41000000
  44. /* FLASH */
  45. #undef CONFIG_SYS_FLASH_QUIET_TEST
  46. #define CONFIG_SYS_FLASH_EMPTY_INFO
  47. #define FLASH_SECTOR_SIZE (256 * 1024) /* 256 KB sectors */
  48. /* Timeout for Flash erase operations (in ms) */
  49. #define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
  50. /* Timeout for Flash write operations (in ms) */
  51. #define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
  52. /* Timeout for Flash set sector lock bit operations (in ms) */
  53. #define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
  54. /* Timeout for Flash clear lock bit operations (in ms) */
  55. #define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
  56. #undef CONFIG_SYS_DIRECT_FLASH_TFTP
  57. /* GPIO / PFC */
  58. #define CONFIG_SH_GPIO_PFC
  59. /* Clock */
  60. #define CONFIG_GLOBAL_TIMER
  61. #define CONFIG_SYS_CLK_FREQ (48000000)
  62. #define CONFIG_SYS_CPU_CLK (1196000000)
  63. #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
  64. #define TMU_CLK_DIVIDER (4) /* 4 (default), 16, 64, 256 or 1024 */
  65. #define CONFIG_NFS_TIMEOUT 10000UL
  66. /* I2C */
  67. #define CONFIG_SYS_I2C
  68. #define CONFIG_SYS_I2C_SH
  69. #define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 5
  70. #define CONFIG_SYS_I2C_SH_BASE0 0xE6820000
  71. #define CONFIG_SYS_I2C_SH_SPEED0 100000
  72. #define CONFIG_SYS_I2C_SH_BASE1 0xE6822000
  73. #define CONFIG_SYS_I2C_SH_SPEED1 100000
  74. #define CONFIG_SYS_I2C_SH_BASE2 0xE6824000
  75. #define CONFIG_SYS_I2C_SH_SPEED2 100000
  76. #define CONFIG_SYS_I2C_SH_BASE3 0xE6826000
  77. #define CONFIG_SYS_I2C_SH_SPEED3 100000
  78. #define CONFIG_SYS_I2C_SH_BASE4 0xE6828000
  79. #define CONFIG_SYS_I2C_SH_SPEED4 100000
  80. #define CONFIG_SH_I2C_8BIT
  81. #define CONFIG_SH_I2C_DATA_HIGH 4
  82. #define CONFIG_SH_I2C_DATA_LOW 5
  83. #define CONFIG_SH_I2C_CLOCK 104000000 /* 104 MHz */
  84. #endif /* __KZM9G_H */