123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154 |
- /* SPDX-License-Identifier: GPL-2.0+ */
- /*
- * Copyright 2019 NXP
- */
- #ifndef __IMX8MP_EVK_H
- #define __IMX8MP_EVK_H
- #include <linux/sizes.h>
- #include <linux/stringify.h>
- #include <asm/arch/imx-regs.h>
- #define CONFIG_SYS_BOOTM_LEN (32 * SZ_1M)
- #define CONFIG_SPL_MAX_SIZE (152 * 1024)
- #define CONFIG_SYS_MONITOR_LEN (512 * 1024)
- #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
- #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300
- #define CONFIG_SYS_UBOOT_BASE (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
- #ifdef CONFIG_SPL_BUILD
- /*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
- #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds"
- #define CONFIG_SPL_STACK 0x960000
- #define CONFIG_SPL_BSS_START_ADDR 0x0098FC00
- #define CONFIG_SPL_BSS_MAX_SIZE 0x400 /* 1 KB */
- #define CONFIG_SYS_SPL_MALLOC_START 0x42200000
- #define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K /* 512 KB */
- #define CONFIG_SYS_ICACHE_OFF
- #define CONFIG_SYS_DCACHE_OFF
- #define CONFIG_SPL_ABORT_ON_RAW_IMAGE
- #undef CONFIG_DM_MMC
- #undef CONFIG_DM_PMIC
- #undef CONFIG_DM_PMIC_PFUZE100
- #define CONFIG_POWER
- #define CONFIG_POWER_I2C
- #define CONFIG_POWER_PCA9450
- #undef CONFIG_DM_I2C
- #define CONFIG_SYS_I2C
- #endif
- /* Initial environment variables */
- #define CONFIG_EXTRA_ENV_SETTINGS \
- "script=boot.scr\0" \
- "image=Image\0" \
- "console=ttymxc1,115200 earlycon=ec_imx6q,0x30890000,115200\0" \
- "fdt_addr=0x43000000\0" \
- "boot_fdt=try\0" \
- "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
- "initrd_addr=0x43800000\0" \
- "bootm_size=0x10000000\0" \
- "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
- "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
- "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
- "mmcautodetect=yes\0" \
- "mmcargs=setenv bootargs ${jh_clk} console=${console} root=${mmcroot}\0 " \
- "loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
- "bootscript=echo Running bootscript from mmc ...; " \
- "source\0" \
- "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
- "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
- "mmcboot=echo Booting from mmc ...; " \
- "run mmcargs; " \
- "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
- "if run loadfdt; then " \
- "booti ${loadaddr} - ${fdt_addr}; " \
- "else " \
- "echo WARN: Cannot load the DT; " \
- "fi; " \
- "else " \
- "echo wait for boot; " \
- "fi;\0" \
- "netargs=setenv bootargs ${jh_clk} console=${console} " \
- "root=/dev/nfs " \
- "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
- "netboot=echo Booting from net ...; " \
- "run netargs; " \
- "if test ${ip_dyn} = yes; then " \
- "setenv get_cmd dhcp; " \
- "else " \
- "setenv get_cmd tftp; " \
- "fi; " \
- "${get_cmd} ${loadaddr} ${image}; " \
- "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
- "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
- "booti ${loadaddr} - ${fdt_addr}; " \
- "else " \
- "echo WARN: Cannot load the DT; " \
- "fi; " \
- "else " \
- "booti; " \
- "fi;\0"
- #define CONFIG_BOOTCOMMAND \
- "mmc dev ${mmcdev}; if mmc rescan; then " \
- "if run loadbootscript; then " \
- "run bootscript; " \
- "else " \
- "if run loadimage; then " \
- "run mmcboot; " \
- "else run netboot; " \
- "fi; " \
- "fi; " \
- "else booti ${loadaddr} - ${fdt_addr}; fi"
- /* Link Definitions */
- #define CONFIG_LOADADDR 0x40480000
- #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
- #define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
- #define CONFIG_SYS_INIT_RAM_SIZE 0x80000
- #define CONFIG_SYS_INIT_SP_OFFSET \
- (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
- #define CONFIG_SYS_INIT_SP_ADDR \
- (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
- #define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */
- /* Size of malloc() pool */
- #define CONFIG_SYS_MALLOC_LEN SZ_32M
- /* Totally 6GB DDR */
- #define CONFIG_SYS_SDRAM_BASE 0x40000000
- #define PHYS_SDRAM 0x40000000
- #define PHYS_SDRAM_SIZE 0xC0000000 /* 3 GB */
- #define PHYS_SDRAM_2 0x100000000
- #define PHYS_SDRAM_2_SIZE 0xC0000000 /* 3 GB */
- #define CONFIG_MXC_UART_BASE UART2_BASE_ADDR
- /* Monitor Command Prompt */
- #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
- #define CONFIG_SYS_CBSIZE 2048
- #define CONFIG_SYS_MAXARGS 64
- #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
- #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
- sizeof(CONFIG_SYS_PROMPT) + 16)
- #define CONFIG_FSL_USDHC
- #define CONFIG_SYS_FSL_USDHC_NUM 2
- #define CONFIG_SYS_FSL_ESDHC_ADDR 0
- #define CONFIG_SYS_MMC_IMG_LOAD_PART 1
- #define CONFIG_SYS_I2C_SPEED 100000
- #endif
|