123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354 |
- /* SPDX-License-Identifier: GPL-2.0+ */
- /*
- * Copyright (C) 2016, Imagination Technologies Ltd.
- *
- * Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
- *
- * Imagination Technologies Ltd. MIPSfpga
- */
- #ifndef __XILFPGA_CONFIG_H
- #define __XILFPGA_CONFIG_H
- /* BootROM + MIG is pretty smart. DDR and Cache initialized */
- #define CONFIG_SKIP_LOWLEVEL_INIT
- /*--------------------------------------------
- * CPU configuration
- */
- /* CPU Timer rate */
- #define CONFIG_SYS_MIPS_TIMER_FREQ 50000000
- /*----------------------------------------------------------------------
- * Memory Layout
- */
- /* SDRAM Configuration (for final code, data, stack, heap) */
- #define CONFIG_SYS_SDRAM_BASE 0x80000000
- #define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 Mbytes */
- #define CONFIG_SYS_INIT_SP_ADDR \
- (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE - 0x1000)
- #define CONFIG_SYS_MALLOC_LEN (256 << 10)
- #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
- #define CONFIG_SYS_LOAD_ADDR 0x80500000 /* default load address */
- /*----------------------------------------------------------------------
- * Commands
- */
- /*------------------------------------------------------------
- * Console Configuration
- */
- #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
- /* -------------------------------------------------
- * Environment
- */
- /* ---------------------------------------------------------------------
- * Board boot configuration
- */
- #define CONFIG_TIMESTAMP /* Print image info with timestamp */
- #endif /* __XILFPGA_CONFIG_H */
|