devkit3250.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Embest/Timll DevKit3250 board configuration file
  4. *
  5. * Copyright (C) 2011-2015 Vladimir Zapolskiy <vz@mleia.com>
  6. */
  7. #ifndef __CONFIG_DEVKIT3250_H__
  8. #define __CONFIG_DEVKIT3250_H__
  9. /* SoC and board defines */
  10. #include <linux/sizes.h>
  11. #include <asm/arch/cpu.h>
  12. #define CONFIG_MACH_TYPE MACH_TYPE_DEVKIT3250
  13. #if !defined(CONFIG_SPL_BUILD)
  14. #define CONFIG_SKIP_LOWLEVEL_INIT
  15. #endif
  16. /*
  17. * Memory configurations
  18. */
  19. #define CONFIG_SYS_MALLOC_LEN SZ_1M
  20. #define CONFIG_SYS_SDRAM_BASE EMC_DYCS0_BASE
  21. #define CONFIG_SYS_SDRAM_SIZE SZ_64M
  22. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_32K)
  23. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_4K \
  24. - GENERATED_GBL_DATA_SIZE)
  25. /*
  26. * Serial Driver
  27. */
  28. #define CONFIG_SYS_LPC32XX_UART 5 /* UART5 */
  29. /*
  30. * DMA
  31. */
  32. #if !defined(CONFIG_SPL_BUILD)
  33. #define CONFIG_DMA_LPC32XX
  34. #endif
  35. /*
  36. * I2C
  37. */
  38. #define CONFIG_SYS_I2C
  39. #define CONFIG_SYS_I2C_LPC32XX
  40. #define CONFIG_SYS_I2C_SPEED 100000
  41. /*
  42. * GPIO
  43. */
  44. #define CONFIG_LPC32XX_GPIO
  45. /*
  46. * Ethernet
  47. */
  48. #define CONFIG_RMII
  49. #define CONFIG_LPC32XX_ETH
  50. #define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  51. /*
  52. * NOR Flash
  53. */
  54. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  55. #define CONFIG_SYS_MAX_FLASH_SECT 71
  56. #define CONFIG_SYS_FLASH_BASE EMC_CS0_BASE
  57. #define CONFIG_SYS_FLASH_SIZE SZ_4M
  58. /*
  59. * NAND controller
  60. */
  61. #define CONFIG_SYS_NAND_BASE SLC_NAND_BASE
  62. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  63. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  64. /*
  65. * NAND chip timings
  66. */
  67. #define CONFIG_LPC32XX_NAND_SLC_WDR_CLKS 14
  68. #define CONFIG_LPC32XX_NAND_SLC_WWIDTH 66666666
  69. #define CONFIG_LPC32XX_NAND_SLC_WHOLD 200000000
  70. #define CONFIG_LPC32XX_NAND_SLC_WSETUP 50000000
  71. #define CONFIG_LPC32XX_NAND_SLC_RDR_CLKS 14
  72. #define CONFIG_LPC32XX_NAND_SLC_RWIDTH 66666666
  73. #define CONFIG_LPC32XX_NAND_SLC_RHOLD 200000000
  74. #define CONFIG_LPC32XX_NAND_SLC_RSETUP 50000000
  75. #define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
  76. #define CONFIG_SYS_NAND_PAGE_SIZE NAND_LARGE_BLOCK_PAGE_SIZE
  77. /*
  78. * USB
  79. */
  80. #define CONFIG_USB_OHCI_LPC32XX
  81. #define CONFIG_USB_ISP1301_I2C_ADDR 0x2d
  82. /*
  83. * U-Boot General Configurations
  84. */
  85. #define CONFIG_SYS_CBSIZE 1024
  86. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  87. /*
  88. * Pass open firmware flat tree
  89. */
  90. /*
  91. * Environment
  92. */
  93. #define CONFIG_BOOTCOMMAND \
  94. "dhcp; " \
  95. "tftp ${loadaddr} ${serverip}:${tftpdir}/${bootfile}; " \
  96. "tftp ${dtbaddr} ${serverip}:${tftpdir}/devkit3250.dtb; " \
  97. "setenv nfsargs ip=dhcp root=/dev/nfs nfsroot=${serverip}:${nfsroot},tcp; " \
  98. "setenv bootargs ${bootargs} ${nfsargs} ${userargs}; " \
  99. "bootm ${loadaddr} - ${dtbaddr}"
  100. #define CONFIG_EXTRA_ENV_SETTINGS \
  101. "autoload=no\0" \
  102. "ethaddr=00:01:90:00:C0:81\0" \
  103. "dtbaddr=0x81000000\0" \
  104. "nfsroot=/opt/projects/images/vladimir/oe/devkit3250/rootfs\0" \
  105. "tftpdir=vladimir/oe/devkit3250\0" \
  106. "userargs=oops=panic\0"
  107. /*
  108. * U-Boot Commands
  109. */
  110. /*
  111. * Boot Linux
  112. */
  113. #define CONFIG_CMDLINE_TAG
  114. #define CONFIG_SETUP_MEMORY_TAGS
  115. #define CONFIG_BOOTFILE "uImage"
  116. #define CONFIG_LOADADDR 0x80008000
  117. /*
  118. * SPL specific defines
  119. */
  120. /* SPL will be executed at offset 0 */
  121. /* SPL will use SRAM as stack */
  122. #define CONFIG_SPL_STACK 0x0000FFF8
  123. /* Use the framework and generic lib */
  124. /* SPL will use serial */
  125. /* SPL loads an image from NAND */
  126. #define CONFIG_SPL_NAND_RAW_ONLY
  127. #define CONFIG_SPL_NAND_SOFTECC
  128. #define CONFIG_SPL_MAX_SIZE 0x20000
  129. #define CONFIG_SPL_PAD_TO CONFIG_SPL_MAX_SIZE
  130. /* U-Boot will be 0x60000 bytes, loaded and run at CONFIG_SYS_TEXT_BASE */
  131. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
  132. #define CONFIG_SYS_NAND_U_BOOT_SIZE 0x60000
  133. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
  134. #define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
  135. /* See common/spl/spl.c spl_set_header_raw_uboot() */
  136. #define CONFIG_SYS_MONITOR_LEN CONFIG_SYS_NAND_U_BOOT_SIZE
  137. /*
  138. * Include SoC specific configuration
  139. */
  140. #include <asm/arch/config.h>
  141. #endif /* __CONFIG_DEVKIT3250_H__*/