dart_6ul.h 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Board configuration file for Variscite DART-6UL Evaluation Kit
  4. * Copyright (C) 2019 Parthiban Nallathambi <parthitce@gmail.com>
  5. */
  6. #ifndef __DART_6UL_H
  7. #define __DART_6UL_H
  8. #include <linux/sizes.h>
  9. #include <linux/stringify.h>
  10. #include "mx6_common.h"
  11. /* SPL options */
  12. #include "imx6_spl.h"
  13. /* NAND pin conflicts with usdhc2 */
  14. #ifdef CONFIG_CMD_NAND
  15. #define CONFIG_SYS_FSL_USDHC_NUM 1
  16. #else
  17. #define CONFIG_SYS_FSL_USDHC_NUM 2
  18. #endif
  19. #ifdef CONFIG_CMD_NET
  20. #define CONFIG_FEC_ENET_DEV 0
  21. #if (CONFIG_FEC_ENET_DEV == 0)
  22. #define IMX_FEC_BASE ENET_BASE_ADDR
  23. #define CONFIG_FEC_MXC_PHYADDR 0x1
  24. #define CONFIG_FEC_XCV_TYPE RMII
  25. #define CONFIG_ETHPRIME "eth0"
  26. #elif (CONFIG_FEC_ENET_DEV == 1)
  27. #define IMX_FEC_BASE ENET2_BASE_ADDR
  28. #define CONFIG_FEC_MXC_PHYADDR 0x3
  29. #define CONFIG_FEC_XCV_TYPE RMII
  30. #define CONFIG_ETHPRIME "eth1"
  31. #endif
  32. #endif
  33. /* Size of malloc() pool */
  34. #define CONFIG_SYS_MALLOC_LEN (16 * SZ_1M)
  35. /* Environment settings */
  36. /* Environment in SD */
  37. #define MMC_ROOTFS_DEV 0
  38. #define MMC_ROOTFS_PART 2
  39. /* Console configs */
  40. #define CONFIG_MXC_UART_BASE UART1_BASE
  41. /* MMC Configs */
  42. #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
  43. #define CONFIG_SUPPORT_EMMC_BOOT
  44. /* I2C configs */
  45. #ifdef CONFIG_CMD_I2C
  46. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  47. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  48. #define CONFIG_SYS_I2C_SPEED 100000
  49. #endif
  50. /* Miscellaneous configurable options */
  51. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  52. #define CONFIG_SYS_HZ 1000
  53. /* Physical Memory Map */
  54. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  55. #define PHYS_SDRAM_SIZE SZ_512M
  56. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  57. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  58. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  59. #define CONFIG_SYS_INIT_SP_OFFSET \
  60. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  61. #define CONFIG_SYS_INIT_SP_ADDR \
  62. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  63. /* USB Configs */
  64. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  65. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  66. #define CONFIG_MXC_USB_FLAGS 0
  67. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  68. #define ENV_MMC \
  69. "mmcdev=" __stringify(MMC_ROOTFS_DEV) "\0" \
  70. "mmcpart=" __stringify(MMC_ROOTFS_PART) "\0" \
  71. "fitpart=1\0" \
  72. "bootdelay=3\0" \
  73. "silent=1\0" \
  74. "optargs=rw rootwait\0" \
  75. "mmcautodetect=yes\0" \
  76. "mmcrootfstype=ext4\0" \
  77. "mmcfit_name=fitImage\0" \
  78. "mmcloadfit=fatload mmc ${mmcdev}:${fitpart} ${fit_addr} " \
  79. "${mmcfit_name}\0" \
  80. "mmcargs=setenv bootargs " \
  81. "root=/dev/mmcblk${mmcdev}p${mmcpart} ${optargs} " \
  82. "console=${console} rootfstype=${mmcrootfstype}\0" \
  83. "mmc_mmc_fit=run mmcloadfit;run mmcargs addcon; bootm ${fit_addr}\0" \
  84. /* Default environment */
  85. #define CONFIG_EXTRA_ENV_SETTINGS \
  86. "fdt_high=0xffffffff\0" \
  87. "console=ttymxc0,115200n8\0" \
  88. "addcon=setenv bootargs ${bootargs} console=${console},${baudrate}\0" \
  89. "fit_addr=0x82000000\0" \
  90. ENV_MMC
  91. #define CONFIG_BOOTCOMMAND "run mmc_mmc_fit"
  92. #define BOOT_TARGET_DEVICES(func) \
  93. func(MMC, mmc, 0) \
  94. func(MMC, mmc, 1) \
  95. func(DHCP, dhcp, na)
  96. #include <config_distro_bootcmd.h>
  97. #endif /* __DART_6UL_H */