cyrus.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Based on corenet_ds.h
  4. */
  5. #ifndef __CONFIG_H
  6. #define __CONFIG_H
  7. #include <linux/stringify.h>
  8. #if !defined(CONFIG_ARCH_P5020) && !defined(CONFIG_ARCH_P5040)
  9. #error Must call Cyrus CONFIG with a specific CPU enabled.
  10. #endif
  11. #define CONFIG_SDCARD
  12. #define CONFIG_FSL_SATA_V2
  13. #define CONFIG_PCIE3
  14. #define CONFIG_PCIE4
  15. #ifdef CONFIG_ARCH_P5020
  16. #define CONFIG_SYS_FSL_RAID_ENGINE
  17. #define CONFIG_SYS_DPAA_RMAN
  18. #endif
  19. #define CONFIG_SYS_DPAA_PME
  20. /*
  21. * Corenet DS style board configuration file
  22. */
  23. #define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
  24. #define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
  25. #define CONFIG_SYS_FSL_PBL_PBI board/varisys/cyrus/pbi.cfg
  26. #if defined(CONFIG_ARCH_P5020)
  27. #define CONFIG_SYS_CLK_FREQ 133000000
  28. #define CONFIG_SYS_FSL_PBL_RCW board/varisys/cyrus/rcw_p5020_v2.cfg
  29. #elif defined(CONFIG_ARCH_P5040)
  30. #define CONFIG_SYS_CLK_FREQ 100000000
  31. #define CONFIG_SYS_FSL_PBL_RCW board/varisys/cyrus/rcw_p5040.cfg
  32. #endif
  33. /* High Level Configuration Options */
  34. #define CONFIG_SYS_BOOK3E_HV /* Category E.HV supported */
  35. #define CONFIG_SYS_MMC_MAX_DEVICE 1
  36. #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */
  37. #define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS
  38. #define CONFIG_PCIE1 /* PCIE controller 1 */
  39. #define CONFIG_PCIE2 /* PCIE controller 2 */
  40. #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
  41. #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
  42. #if defined(CONFIG_SDCARD)
  43. #define CONFIG_FSL_FIXED_MMC_LOCATION
  44. #endif
  45. /*
  46. * These can be toggled for performance analysis, otherwise use default.
  47. */
  48. #define CONFIG_SYS_CACHE_STASHING
  49. #define CONFIG_BACKSIDE_L2_CACHE
  50. #define CONFIG_SYS_INIT_L2CSR0 L2CSR0_L2E
  51. #define CONFIG_BTB /* toggle branch predition */
  52. #define CONFIG_DDR_ECC
  53. #ifdef CONFIG_DDR_ECC
  54. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
  55. #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
  56. #endif
  57. #define CONFIG_ENABLE_36BIT_PHYS
  58. /* test POST memory test */
  59. #undef CONFIG_POST
  60. /*
  61. * Config the L3 Cache as L3 SRAM
  62. */
  63. #define CONFIG_SYS_INIT_L3_ADDR CONFIG_RAMBOOT_TEXT_BASE
  64. #ifdef CONFIG_PHYS_64BIT
  65. #define CONFIG_SYS_INIT_L3_ADDR_PHYS (0xf00000000ull | CONFIG_RAMBOOT_TEXT_BASE)
  66. #else
  67. #define CONFIG_SYS_INIT_L3_ADDR_PHYS CONFIG_SYS_INIT_L3_ADDR
  68. #endif
  69. #define CONFIG_SYS_L3_SIZE (1024 << 10)
  70. #define CONFIG_SYS_INIT_L3_END (CONFIG_SYS_INIT_L3_ADDR + CONFIG_SYS_L3_SIZE)
  71. #ifdef CONFIG_PHYS_64BIT
  72. #define CONFIG_SYS_DCSRBAR 0xf0000000
  73. #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull
  74. #endif
  75. /*
  76. * DDR Setup
  77. */
  78. #define CONFIG_VERY_BIG_RAM
  79. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
  80. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  81. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  82. #define CONFIG_CHIP_SELECTS_PER_CTRL (4 * CONFIG_DIMM_SLOTS_PER_CTLR)
  83. #define CONFIG_DDR_SPD
  84. #define CONFIG_SYS_SPD_BUS_NUM 1
  85. #define SPD_EEPROM_ADDRESS1 0x51
  86. #define SPD_EEPROM_ADDRESS2 0x52
  87. #define CONFIG_SYS_SDRAM_SIZE 4096 /* for fixed parameter use */
  88. /*
  89. * Local Bus Definitions
  90. */
  91. #define CONFIG_SYS_LBC0_BASE 0xe0000000 /* Start of LBC Registers */
  92. #ifdef CONFIG_PHYS_64BIT
  93. #define CONFIG_SYS_LBC0_BASE_PHYS 0xfe0000000ull
  94. #else
  95. #define CONFIG_SYS_LBC0_BASE_PHYS CONFIG_SYS_LBC0_BASE
  96. #endif
  97. #define CONFIG_SYS_LBC1_BASE 0xe1000000 /* Start of LBC Registers */
  98. #ifdef CONFIG_PHYS_64BIT
  99. #define CONFIG_SYS_LBC1_BASE_PHYS 0xfe1000000ull
  100. #else
  101. #define CONFIG_SYS_LBC1_BASE_PHYS CONFIG_SYS_LBC1_BASE
  102. #endif
  103. /* Set the local bus clock 1/16 of platform clock */
  104. #define CONFIG_SYS_LBC_LCRR (LCRR_CLKDIV_16 | LCRR_EADC_1)
  105. #define CONFIG_SYS_BR0_PRELIM \
  106. (BR_PHYS_ADDR(CONFIG_SYS_LBC0_BASE_PHYS) | BR_PS_16 | BR_V)
  107. #define CONFIG_SYS_BR1_PRELIM \
  108. (BR_PHYS_ADDR(CONFIG_SYS_LBC1_BASE_PHYS) | BR_PS_16 | BR_V)
  109. #define CONFIG_SYS_OR0_PRELIM 0xfff00010
  110. #define CONFIG_SYS_OR1_PRELIM 0xfff00010
  111. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  112. #if defined(CONFIG_RAMBOOT_PBL)
  113. #define CONFIG_SYS_RAMBOOT
  114. #endif
  115. #define CONFIG_HWCONFIG
  116. /* define to use L1 as initial stack */
  117. #define CONFIG_L1_INIT_RAM
  118. #define CONFIG_SYS_INIT_RAM_LOCK
  119. #define CONFIG_SYS_INIT_RAM_ADDR 0xfdd00000 /* Initial L1 address */
  120. #ifdef CONFIG_PHYS_64BIT
  121. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
  122. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR
  123. /* The assembler doesn't like typecast */
  124. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
  125. ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
  126. CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
  127. #else
  128. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS CONFIG_SYS_INIT_RAM_ADDR /* Initial L1 address */
  129. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0
  130. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR_PHYS
  131. #endif
  132. #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */
  133. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  134. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  135. #define CONFIG_SYS_MONITOR_LEN (768 * 1024)
  136. #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */
  137. /* Serial Port - controlled on board with jumper J8
  138. * open - index 2
  139. * shorted - index 1
  140. */
  141. #define CONFIG_SYS_NS16550_SERIAL
  142. #define CONFIG_SYS_NS16550_REG_SIZE 1
  143. #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2)
  144. #define CONFIG_SYS_BAUDRATE_TABLE \
  145. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
  146. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500)
  147. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600)
  148. #define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500)
  149. #define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600)
  150. /* I2C */
  151. #define CONFIG_SYS_I2C
  152. #define CONFIG_SYS_I2C_FSL
  153. #define CONFIG_I2C_MULTI_BUS
  154. #define CONFIG_I2C_CMD_TREE
  155. #define CONFIG_SYS_FSL_I2C_SPEED 400000 /* I2C speed and slave address */
  156. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  157. #define CONFIG_SYS_FSL_I2C_OFFSET 0x118000
  158. #define CONFIG_SYS_FSL_I2C2_SPEED 400000 /* I2C speed and slave address */
  159. #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
  160. #define CONFIG_SYS_FSL_I2C2_OFFSET 0x118100
  161. #define CONFIG_SYS_FSL_I2C3_SPEED 400000 /* I2C speed and slave address */
  162. #define CONFIG_SYS_FSL_I2C3_SLAVE 0x7F
  163. #define CONFIG_SYS_FSL_I2C3_OFFSET 0x119000
  164. #define CONFIG_SYS_FSL_I2C4_SPEED 400000 /* I2C speed and slave address */
  165. #define CONFIG_SYS_FSL_I2C4_SLAVE 0x7F
  166. #define CONFIG_SYS_FSL_I2C4_OFFSET 0x119100
  167. #define CONFIG_ID_EEPROM
  168. #define CONFIG_SYS_I2C_EEPROM_NXID
  169. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  170. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  171. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  172. #define CONFIG_SYS_I2C_GENERIC_MAC
  173. #define CONFIG_SYS_I2C_MAC1_BUS 3
  174. #define CONFIG_SYS_I2C_MAC1_CHIP_ADDR 0x57
  175. #define CONFIG_SYS_I2C_MAC1_DATA_ADDR 0xf2
  176. #define CONFIG_SYS_I2C_MAC2_BUS 0
  177. #define CONFIG_SYS_I2C_MAC2_CHIP_ADDR 0x50
  178. #define CONFIG_SYS_I2C_MAC2_DATA_ADDR 0xfa
  179. #define CONFIG_RTC_MCP79411 1
  180. #define CONFIG_SYS_RTC_BUS_NUM 3
  181. #define CONFIG_SYS_I2C_RTC_ADDR 0x6f
  182. /*
  183. * eSPI - Enhanced SPI
  184. */
  185. /*
  186. * General PCI
  187. * Memory space is mapped 1-1, but I/O space must start from 0.
  188. */
  189. /* controller 1, direct to uli, tgtid 3, Base address 20000 */
  190. #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
  191. #ifdef CONFIG_PHYS_64BIT
  192. #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
  193. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
  194. #else
  195. #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
  196. #define CONFIG_SYS_PCIE1_MEM_PHYS 0x80000000
  197. #endif
  198. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
  199. #define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000
  200. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  201. #ifdef CONFIG_PHYS_64BIT
  202. #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull
  203. #else
  204. #define CONFIG_SYS_PCIE1_IO_PHYS 0xf8000000
  205. #endif
  206. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
  207. /* controller 2, Slot 2, tgtid 2, Base address 201000 */
  208. #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
  209. #ifdef CONFIG_PHYS_64BIT
  210. #define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000
  211. #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull
  212. #else
  213. #define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000
  214. #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000
  215. #endif
  216. #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
  217. #define CONFIG_SYS_PCIE2_IO_VIRT 0xf8010000
  218. #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
  219. #ifdef CONFIG_PHYS_64BIT
  220. #define CONFIG_SYS_PCIE2_IO_PHYS 0xff8010000ull
  221. #else
  222. #define CONFIG_SYS_PCIE2_IO_PHYS 0xf8010000
  223. #endif
  224. #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
  225. /* controller 3, Slot 1, tgtid 1, Base address 202000 */
  226. #define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000
  227. #ifdef CONFIG_PHYS_64BIT
  228. #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000
  229. #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc40000000ull
  230. #else
  231. #define CONFIG_SYS_PCIE3_MEM_BUS 0xc0000000
  232. #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc0000000
  233. #endif
  234. #define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */
  235. #define CONFIG_SYS_PCIE3_IO_VIRT 0xf8020000
  236. #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
  237. #ifdef CONFIG_PHYS_64BIT
  238. #define CONFIG_SYS_PCIE3_IO_PHYS 0xff8020000ull
  239. #else
  240. #define CONFIG_SYS_PCIE3_IO_PHYS 0xf8020000
  241. #endif
  242. #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */
  243. /* controller 4, Base address 203000 */
  244. #define CONFIG_SYS_PCIE4_MEM_BUS 0xe0000000
  245. #define CONFIG_SYS_PCIE4_MEM_PHYS 0xc60000000ull
  246. #define CONFIG_SYS_PCIE4_MEM_SIZE 0x20000000 /* 512M */
  247. #define CONFIG_SYS_PCIE4_IO_BUS 0x00000000
  248. #define CONFIG_SYS_PCIE4_IO_PHYS 0xff8030000ull
  249. #define CONFIG_SYS_PCIE4_IO_SIZE 0x00010000 /* 64k */
  250. /* Qman/Bman */
  251. #define CONFIG_SYS_BMAN_NUM_PORTALS 10
  252. #define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000
  253. #ifdef CONFIG_PHYS_64BIT
  254. #define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull
  255. #else
  256. #define CONFIG_SYS_BMAN_MEM_PHYS CONFIG_SYS_BMAN_MEM_BASE
  257. #endif
  258. #define CONFIG_SYS_BMAN_MEM_SIZE 0x00200000
  259. #define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
  260. #define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
  261. #define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
  262. #define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
  263. #define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
  264. CONFIG_SYS_BMAN_CENA_SIZE)
  265. #define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
  266. #define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
  267. #define CONFIG_SYS_QMAN_NUM_PORTALS 10
  268. #define CONFIG_SYS_QMAN_MEM_BASE 0xf4200000
  269. #ifdef CONFIG_PHYS_64BIT
  270. #define CONFIG_SYS_QMAN_MEM_PHYS 0xff4200000ull
  271. #else
  272. #define CONFIG_SYS_QMAN_MEM_PHYS CONFIG_SYS_QMAN_MEM_BASE
  273. #endif
  274. #define CONFIG_SYS_QMAN_MEM_SIZE 0x00200000
  275. #define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
  276. #define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
  277. #define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
  278. #define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
  279. #define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
  280. CONFIG_SYS_QMAN_CENA_SIZE)
  281. #define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
  282. #define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
  283. #define CONFIG_SYS_DPAA_FMAN
  284. /* Default address of microcode for the Linux Fman driver */
  285. /*
  286. * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is
  287. * about 825KB (1650 blocks), Env is stored after the image, and the env size is
  288. * 0x2000 (16 blocks), 8 + 1650 + 16 = 1674, enlarge it to 1680.
  289. */
  290. #define CONFIG_SYS_FMAN_FW_ADDR (512 * 1680)
  291. #define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
  292. #define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
  293. #ifdef CONFIG_PCI
  294. #define CONFIG_PCI_INDIRECT_BRIDGE
  295. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  296. #endif /* CONFIG_PCI */
  297. /* SATA */
  298. #ifdef CONFIG_FSL_SATA_V2
  299. #define CONFIG_SYS_SATA_MAX_DEVICE 2
  300. #define CONFIG_SATA1
  301. #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
  302. #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
  303. #define CONFIG_SATA2
  304. #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
  305. #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
  306. #define CONFIG_LBA48
  307. #endif
  308. #ifdef CONFIG_FMAN_ENET
  309. #define CONFIG_SYS_TBIPA_VALUE 8
  310. #define CONFIG_ETHPRIME "FM1@DTSEC4"
  311. #endif
  312. /*
  313. * Environment
  314. */
  315. #define CONFIG_LOADS_ECHO /* echo on for serial download */
  316. #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
  317. /*
  318. * USB
  319. */
  320. #define CONFIG_HAS_FSL_DR_USB
  321. #define CONFIG_HAS_FSL_MPH_USB
  322. #if defined(CONFIG_HAS_FSL_DR_USB) || defined(CONFIG_HAS_FSL_MPH_USB)
  323. #define CONFIG_USB_EHCI_FSL
  324. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  325. #define CONFIG_EHCI_IS_TDI
  326. /* _VIA_CONTROL_EP */
  327. #endif
  328. #ifdef CONFIG_MMC
  329. #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
  330. #define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT
  331. #endif
  332. /*
  333. * Miscellaneous configurable options
  334. */
  335. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  336. /*
  337. * For booting Linux, the board info and command line data
  338. * have to be in the first 64 MB of memory, since this is
  339. * the maximum mapped by the Linux kernel during initialization.
  340. */
  341. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
  342. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  343. #ifdef CONFIG_CMD_KGDB
  344. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  345. #endif
  346. /*
  347. * Environment Configuration
  348. */
  349. #define CONFIG_ROOTPATH "/opt/nfsroot"
  350. #define CONFIG_BOOTFILE "uImage"
  351. #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */
  352. /* default location for tftp and bootm */
  353. #define CONFIG_LOADADDR 1000000
  354. #define __USB_PHY_TYPE utmi
  355. #define CONFIG_EXTRA_ENV_SETTINGS \
  356. "hwconfig=fsl_ddr:ctlr_intlv=cacheline," \
  357. "bank_intlv=cs0_cs1;" \
  358. "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) ";"\
  359. "usb2:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
  360. "netdev=eth0\0" \
  361. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  362. "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
  363. "consoledev=ttyS0\0" \
  364. "ramdiskaddr=2000000\0" \
  365. "fdtaddr=1e00000\0" \
  366. "bdev=sda3\0"
  367. #define CONFIG_HDBOOT \
  368. "setenv bootargs root=/dev/$bdev rw " \
  369. "console=$consoledev,$baudrate $othbootargs;" \
  370. "tftp $loadaddr $bootfile;" \
  371. "tftp $fdtaddr $fdtfile;" \
  372. "bootm $loadaddr - $fdtaddr"
  373. #define CONFIG_NFSBOOTCOMMAND \
  374. "setenv bootargs root=/dev/nfs rw " \
  375. "nfsroot=$serverip:$rootpath " \
  376. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  377. "console=$consoledev,$baudrate $othbootargs;" \
  378. "tftp $loadaddr $bootfile;" \
  379. "tftp $fdtaddr $fdtfile;" \
  380. "bootm $loadaddr - $fdtaddr"
  381. #define CONFIG_RAMBOOTCOMMAND \
  382. "setenv bootargs root=/dev/ram rw " \
  383. "console=$consoledev,$baudrate $othbootargs;" \
  384. "tftp $ramdiskaddr $ramdiskfile;" \
  385. "tftp $loadaddr $bootfile;" \
  386. "tftp $fdtaddr $fdtfile;" \
  387. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  388. #define CONFIG_BOOTCOMMAND CONFIG_HDBOOT
  389. #include <asm/fsl_secure_boot.h>
  390. #endif /* __CONFIG_H */