aspenite.h 825 B

1234567891011121314151617181920212223242526272829303132
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2010
  4. * Marvell Semiconductor <www.marvell.com>
  5. * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
  6. * Contributor: Mahavir Jain <mjain@marvell.com>
  7. */
  8. #ifndef __CONFIG_ASPENITE_H
  9. #define __CONFIG_ASPENITE_H
  10. /*
  11. * High Level Configuration Options
  12. */
  13. #define CONFIG_SHEEVA_88SV331xV5 1 /* CPU Core subversion */
  14. #define CONFIG_ARMADA100 1 /* SOC Family Name */
  15. #define CONFIG_ARMADA168 1 /* SOC Used on this Board */
  16. #define CONFIG_SKIP_LOWLEVEL_INIT /* disable board lowlevel_init */
  17. /*
  18. * There is no internal RAM in ARMADA100, using DRAM
  19. * TBD: dcache to be used for this
  20. */
  21. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE - 0x00200000)
  22. #include "mv-common.h"
  23. /*
  24. * Environment variables configurations
  25. */
  26. #endif /* __CONFIG_ASPENITE_H */