T208xQDS.h 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2011-2013 Freescale Semiconductor, Inc.
  4. * Copyright 2020 NXP
  5. */
  6. /*
  7. * T2080/T2081 QDS board configuration file
  8. */
  9. #ifndef __T208xQDS_H
  10. #define __T208xQDS_H
  11. #include <linux/stringify.h>
  12. #define CONFIG_ICS307_REFCLK_HZ 25000000 /* ICS307 ref clk freq */
  13. #if defined(CONFIG_ARCH_T2080)
  14. #define CONFIG_FSL_SATA_V2
  15. #define CONFIG_SYS_SRIO /* Enable Serial RapidIO Support */
  16. #define CONFIG_SRIO1 /* SRIO port 1 */
  17. #define CONFIG_SRIO2 /* SRIO port 2 */
  18. #elif defined(CONFIG_ARCH_T2081)
  19. #endif
  20. /* High Level Configuration Options */
  21. #define CONFIG_SYS_BOOK3E_HV /* Category E.HV supported */
  22. #define CONFIG_ENABLE_36BIT_PHYS
  23. #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */
  24. #define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS
  25. #ifdef CONFIG_RAMBOOT_PBL
  26. #define CONFIG_SYS_FSL_PBL_PBI board/freescale/t208xqds/t208x_pbi.cfg
  27. #define CONFIG_SPL_FLUSH_IMAGE
  28. #define CONFIG_SPL_PAD_TO 0x40000
  29. #define CONFIG_SPL_MAX_SIZE 0x28000
  30. #define RESET_VECTOR_OFFSET 0x27FFC
  31. #define BOOT_PAGE_OFFSET 0x27000
  32. #ifdef CONFIG_SPL_BUILD
  33. #define CONFIG_SPL_SKIP_RELOCATE
  34. #define CONFIG_SPL_COMMON_INIT_DDR
  35. #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
  36. #endif
  37. #ifdef CONFIG_MTD_RAW_NAND
  38. #define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
  39. #define CONFIG_SYS_NAND_U_BOOT_DST 0x00200000
  40. #define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
  41. #define CONFIG_SYS_NAND_U_BOOT_OFFS (256 << 10)
  42. #if defined(CONFIG_ARCH_T2080)
  43. #define CONFIG_SYS_FSL_PBL_RCW board/freescale/t208xqds/t2080_nand_rcw.cfg
  44. #elif defined(CONFIG_ARCH_T2081)
  45. #define CONFIG_SYS_FSL_PBL_RCW board/freescale/t208xqds/t2081_nand_rcw.cfg
  46. #endif
  47. #endif
  48. #ifdef CONFIG_SPIFLASH
  49. #define CONFIG_RESET_VECTOR_ADDRESS 0x200FFC
  50. #define CONFIG_SPL_SPI_FLASH_MINIMAL
  51. #define CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE (768 << 10)
  52. #define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x00200000)
  53. #define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x00200000)
  54. #define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
  55. #ifndef CONFIG_SPL_BUILD
  56. #define CONFIG_SYS_MPC85XX_NO_RESETVEC
  57. #endif
  58. #if defined(CONFIG_ARCH_T2080)
  59. #define CONFIG_SYS_FSL_PBL_RCW board/freescale/t208xqds/t2080_spi_rcw.cfg
  60. #elif defined(CONFIG_ARCH_T2081)
  61. #define CONFIG_SYS_FSL_PBL_RCW board/freescale/t208xqds/t2081_spi_rcw.cfg
  62. #endif
  63. #endif
  64. #ifdef CONFIG_SDCARD
  65. #define CONFIG_RESET_VECTOR_ADDRESS 0x200FFC
  66. #define CONFIG_SYS_MMC_U_BOOT_SIZE (768 << 10)
  67. #define CONFIG_SYS_MMC_U_BOOT_DST (0x00200000)
  68. #define CONFIG_SYS_MMC_U_BOOT_START (0x00200000)
  69. #define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
  70. #ifndef CONFIG_SPL_BUILD
  71. #define CONFIG_SYS_MPC85XX_NO_RESETVEC
  72. #endif
  73. #if defined(CONFIG_ARCH_T2080)
  74. #define CONFIG_SYS_FSL_PBL_RCW board/freescale/t208xqds/t2080_sd_rcw.cfg
  75. #elif defined(CONFIG_ARCH_T2081)
  76. #define CONFIG_SYS_FSL_PBL_RCW board/freescale/t208xqds/t2081_sd_rcw.cfg
  77. #endif
  78. #endif
  79. #endif /* CONFIG_RAMBOOT_PBL */
  80. #define CONFIG_SRIO_PCIE_BOOT_MASTER
  81. #ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
  82. /* Set 1M boot space */
  83. #define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR (CONFIG_SYS_TEXT_BASE & 0xfff00000)
  84. #define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR_PHYS \
  85. (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR)
  86. #define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
  87. #endif
  88. #ifndef CONFIG_RESET_VECTOR_ADDRESS
  89. #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
  90. #endif
  91. /*
  92. * These can be toggled for performance analysis, otherwise use default.
  93. */
  94. #define CONFIG_SYS_CACHE_STASHING
  95. #define CONFIG_BTB /* toggle branch predition */
  96. #define CONFIG_DDR_ECC
  97. #ifdef CONFIG_DDR_ECC
  98. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
  99. #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
  100. #endif
  101. #ifndef __ASSEMBLY__
  102. unsigned long get_board_sys_clk(void);
  103. unsigned long get_board_ddr_clk(void);
  104. #endif
  105. #define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
  106. #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
  107. /*
  108. * Config the L3 Cache as L3 SRAM
  109. */
  110. #define CONFIG_SYS_INIT_L3_ADDR 0xFFFC0000
  111. #define CONFIG_SYS_L3_SIZE (512 << 10)
  112. #define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L3_ADDR + 32 * 1024)
  113. #define SPL_ENV_ADDR (CONFIG_SPL_GD_ADDR + 4 * 1024)
  114. #define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SPL_GD_ADDR + 12 * 1024)
  115. #define CONFIG_SPL_RELOC_MALLOC_SIZE (50 << 10)
  116. #define CONFIG_SPL_RELOC_STACK (CONFIG_SPL_GD_ADDR + 64 * 1024)
  117. #define CONFIG_SYS_DCSRBAR 0xf0000000
  118. #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull
  119. /* EEPROM */
  120. #define CONFIG_ID_EEPROM
  121. #define CONFIG_SYS_I2C_EEPROM_NXID
  122. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  123. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  124. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  125. /*
  126. * DDR Setup
  127. */
  128. #define CONFIG_VERY_BIG_RAM
  129. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
  130. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  131. #define CONFIG_DIMM_SLOTS_PER_CTLR 2
  132. #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
  133. #define CONFIG_DDR_SPD
  134. #define CONFIG_SYS_SPD_BUS_NUM 0
  135. #define CONFIG_SYS_SDRAM_SIZE 2048 /* for fixed parameter use */
  136. #define SPD_EEPROM_ADDRESS1 0x51
  137. #define SPD_EEPROM_ADDRESS2 0x52
  138. #define SPD_EEPROM_ADDRESS SPD_EEPROM_ADDRESS1
  139. #define CTRL_INTLV_PREFERED cacheline
  140. /*
  141. * IFC Definitions
  142. */
  143. #define CONFIG_SYS_FLASH_BASE 0xe0000000
  144. #define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE)
  145. #define CONFIG_SYS_NOR0_CSPR_EXT (0xf)
  146. #define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \
  147. + 0x8000000) | \
  148. CSPR_PORT_SIZE_16 | \
  149. CSPR_MSEL_NOR | \
  150. CSPR_V)
  151. #define CONFIG_SYS_NOR1_CSPR_EXT (0xf)
  152. #define CONFIG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
  153. CSPR_PORT_SIZE_16 | \
  154. CSPR_MSEL_NOR | \
  155. CSPR_V)
  156. #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024)
  157. /* NOR Flash Timing Params */
  158. #define CONFIG_SYS_NOR_CSOR CSOR_NAND_TRHZ_80
  159. #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
  160. FTIM0_NOR_TEADC(0x5) | \
  161. FTIM0_NOR_TEAHC(0x5))
  162. #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
  163. FTIM1_NOR_TRAD_NOR(0x1A) |\
  164. FTIM1_NOR_TSEQRAD_NOR(0x13))
  165. #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \
  166. FTIM2_NOR_TCH(0x4) | \
  167. FTIM2_NOR_TWPH(0x0E) | \
  168. FTIM2_NOR_TWP(0x1c))
  169. #define CONFIG_SYS_NOR_FTIM3 0x0
  170. #define CONFIG_SYS_FLASH_QUIET_TEST
  171. #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
  172. #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
  173. #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
  174. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  175. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  176. #define CONFIG_SYS_FLASH_EMPTY_INFO
  177. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS \
  178. + 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS}
  179. #define CONFIG_FSL_QIXIS /* use common QIXIS code */
  180. #define QIXIS_BASE 0xffdf0000
  181. #define QIXIS_LBMAP_SWITCH 6
  182. #define QIXIS_LBMAP_MASK 0x0f
  183. #define QIXIS_LBMAP_SHIFT 0
  184. #define QIXIS_LBMAP_DFLTBANK 0x00
  185. #define QIXIS_LBMAP_ALTBANK 0x04
  186. #define QIXIS_LBMAP_NAND 0x09
  187. #define QIXIS_LBMAP_SD 0x00
  188. #define QIXIS_RCW_SRC_NAND 0x104
  189. #define QIXIS_RCW_SRC_SD 0x040
  190. #define QIXIS_RST_CTL_RESET 0x83
  191. #define QIXIS_RST_FORCE_MEM 0x1
  192. #define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
  193. #define QIXIS_RCFG_CTL_RECONFIG_START 0x21
  194. #define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
  195. #define QIXIS_BASE_PHYS (0xf00000000ull | QIXIS_BASE)
  196. #define CONFIG_SYS_CSPR3_EXT (0xf)
  197. #define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) \
  198. | CSPR_PORT_SIZE_8 \
  199. | CSPR_MSEL_GPCM \
  200. | CSPR_V)
  201. #define CONFIG_SYS_AMASK3 IFC_AMASK(64 * 1024)
  202. #define CONFIG_SYS_CSOR3 0x0
  203. /* QIXIS Timing parameters for IFC CS3 */
  204. #define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
  205. FTIM0_GPCM_TEADC(0x0e) | \
  206. FTIM0_GPCM_TEAHC(0x0e))
  207. #define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0xff) | \
  208. FTIM1_GPCM_TRAD(0x3f))
  209. #define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \
  210. FTIM2_GPCM_TCH(0x8) | \
  211. FTIM2_GPCM_TWP(0x1f))
  212. #define CONFIG_SYS_CS3_FTIM3 0x0
  213. /* NAND Flash on IFC */
  214. #define CONFIG_NAND_FSL_IFC
  215. #define CONFIG_SYS_NAND_BASE 0xff800000
  216. #define CONFIG_SYS_NAND_BASE_PHYS (0xf00000000ull | CONFIG_SYS_NAND_BASE)
  217. #define CONFIG_SYS_NAND_CSPR_EXT (0xf)
  218. #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
  219. | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
  220. | CSPR_MSEL_NAND /* MSEL = NAND */ \
  221. | CSPR_V)
  222. #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024)
  223. #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
  224. | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
  225. | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
  226. | CSOR_NAND_RAL_3 /* RAL = 2Byes */ \
  227. | CSOR_NAND_PGS_2K /* Page Size = 2K */\
  228. | CSOR_NAND_SPRZ_64 /* Spare size = 64 */\
  229. | CSOR_NAND_PB(64)) /*Pages Per Block = 64*/
  230. #define CONFIG_SYS_NAND_ONFI_DETECTION
  231. /* ONFI NAND Flash mode0 Timing Params */
  232. #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \
  233. FTIM0_NAND_TWP(0x18) | \
  234. FTIM0_NAND_TWCHT(0x07) | \
  235. FTIM0_NAND_TWH(0x0a))
  236. #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
  237. FTIM1_NAND_TWBE(0x39) | \
  238. FTIM1_NAND_TRR(0x0e) | \
  239. FTIM1_NAND_TRP(0x18))
  240. #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
  241. FTIM2_NAND_TREH(0x0a) | \
  242. FTIM2_NAND_TWHRE(0x1e))
  243. #define CONFIG_SYS_NAND_FTIM3 0x0
  244. #define CONFIG_SYS_NAND_DDR_LAW 11
  245. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  246. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  247. #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
  248. #if defined(CONFIG_MTD_RAW_NAND)
  249. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
  250. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
  251. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
  252. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
  253. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
  254. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
  255. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
  256. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
  257. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR0_CSPR_EXT
  258. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR0_CSPR
  259. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
  260. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  261. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  262. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  263. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  264. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  265. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR1_CSPR_EXT
  266. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR1_CSPR
  267. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
  268. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
  269. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
  270. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
  271. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
  272. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
  273. #else
  274. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
  275. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR
  276. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
  277. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
  278. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
  279. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
  280. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
  281. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
  282. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR1_CSPR_EXT
  283. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR
  284. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
  285. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  286. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  287. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  288. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  289. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  290. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
  291. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
  292. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
  293. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
  294. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
  295. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
  296. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
  297. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
  298. #endif
  299. #if defined(CONFIG_RAMBOOT_PBL)
  300. #define CONFIG_SYS_RAMBOOT
  301. #endif
  302. #ifdef CONFIG_SPL_BUILD
  303. #define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
  304. #else
  305. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  306. #endif
  307. #define CONFIG_HWCONFIG
  308. /* define to use L1 as initial stack */
  309. #define CONFIG_L1_INIT_RAM
  310. #define CONFIG_SYS_INIT_RAM_LOCK
  311. #define CONFIG_SYS_INIT_RAM_ADDR 0xfdd00000 /* Initial L1 address */
  312. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
  313. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0xfe03c000
  314. /* The assembler doesn't like typecast */
  315. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
  316. ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
  317. CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
  318. #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
  319. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
  320. GENERATED_GBL_DATA_SIZE)
  321. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  322. #define CONFIG_SYS_MONITOR_LEN (768 * 1024)
  323. #define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
  324. /*
  325. * Serial Port
  326. */
  327. #define CONFIG_SYS_NS16550_SERIAL
  328. #define CONFIG_SYS_NS16550_REG_SIZE 1
  329. #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2)
  330. #define CONFIG_SYS_BAUDRATE_TABLE \
  331. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
  332. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500)
  333. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600)
  334. #define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500)
  335. #define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600)
  336. /*
  337. * I2C
  338. */
  339. #ifndef CONFIG_DM_I2C
  340. #define CONFIG_SYS_I2C
  341. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  342. #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
  343. #define CONFIG_SYS_FSL_I2C3_SLAVE 0x7F
  344. #define CONFIG_SYS_FSL_I2C4_SLAVE 0x7F
  345. #define CONFIG_SYS_FSL_I2C_OFFSET 0x118000
  346. #define CONFIG_SYS_FSL_I2C2_OFFSET 0x118100
  347. #define CONFIG_SYS_FSL_I2C3_OFFSET 0x119000
  348. #define CONFIG_SYS_FSL_I2C4_OFFSET 0x119100
  349. #define CONFIG_SYS_FSL_I2C_SPEED 100000
  350. #define CONFIG_SYS_FSL_I2C2_SPEED 100000
  351. #define CONFIG_SYS_FSL_I2C3_SPEED 100000
  352. #define CONFIG_SYS_FSL_I2C4_SPEED 100000
  353. #endif
  354. #define CONFIG_SYS_I2C_FSL
  355. #define I2C_MUX_PCA_ADDR_PRI 0x77 /* I2C bus multiplexer,primary */
  356. #define I2C_MUX_PCA_ADDR_SEC1 0x75 /* I2C bus multiplexer,secondary 1 */
  357. #define I2C_MUX_PCA_ADDR_SEC2 0x76 /* I2C bus multiplexer,secondary 2 */
  358. #define I2C_MUX_CH_DEFAULT 0x8
  359. #define I2C_MUX_CH_VOL_MONITOR 0xa
  360. /* Voltage monitor on channel 2*/
  361. #define I2C_VOL_MONITOR_ADDR 0x40
  362. #define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2
  363. #define I2C_VOL_MONITOR_BUS_V_OVF 0x1
  364. #define I2C_VOL_MONITOR_BUS_V_SHIFT 3
  365. #define CONFIG_VID_FLS_ENV "t208xqds_vdd_mv"
  366. #ifndef CONFIG_SPL_BUILD
  367. #define CONFIG_VID
  368. #endif
  369. #define CONFIG_VOL_MONITOR_IR36021_SET
  370. #define CONFIG_VOL_MONITOR_IR36021_READ
  371. /* The lowest and highest voltage allowed for T208xQDS */
  372. #define VDD_MV_MIN 819
  373. #define VDD_MV_MAX 1212
  374. /*
  375. * RapidIO
  376. */
  377. #define CONFIG_SYS_SRIO1_MEM_VIRT 0xa0000000
  378. #define CONFIG_SYS_SRIO1_MEM_PHYS 0xc20000000ull
  379. #define CONFIG_SYS_SRIO1_MEM_SIZE 0x10000000 /* 256M */
  380. #define CONFIG_SYS_SRIO2_MEM_VIRT 0xb0000000
  381. #define CONFIG_SYS_SRIO2_MEM_PHYS 0xc30000000ull
  382. #define CONFIG_SYS_SRIO2_MEM_SIZE 0x10000000 /* 256M */
  383. /*
  384. * for slave u-boot IMAGE instored in master memory space,
  385. * PHYS must be aligned based on the SIZE
  386. */
  387. #define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_PHYS 0xfef200000ull
  388. #define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS1 0xfff00000ull
  389. #define CONFIG_SRIO_PCIE_BOOT_IMAGE_SIZE 0x100000 /* 1M */
  390. #define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS2 0x3fff00000ull
  391. /*
  392. * for slave UCODE and ENV instored in master memory space,
  393. * PHYS must be aligned based on the SIZE
  394. */
  395. #define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_PHYS 0xfef100000ull
  396. #define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_BUS 0x3ffe00000ull
  397. #define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_SIZE 0x40000 /* 256K */
  398. /* slave core release by master*/
  399. #define CONFIG_SRIO_PCIE_BOOT_BRR_OFFSET 0xe00e4
  400. #define CONFIG_SRIO_PCIE_BOOT_RELEASE_MASK 0x00000001 /* release core 0 */
  401. /*
  402. * SRIO_PCIE_BOOT - SLAVE
  403. */
  404. #ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
  405. #define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR 0xFFE00000
  406. #define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR_PHYS \
  407. (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR)
  408. #endif
  409. /*
  410. * eSPI - Enhanced SPI
  411. */
  412. /*
  413. * General PCI
  414. * Memory space is mapped 1-1, but I/O space must start from 0.
  415. */
  416. #define CONFIG_PCIE1 /* PCIE controller 1 */
  417. #define CONFIG_PCIE2 /* PCIE controller 2 */
  418. #define CONFIG_PCIE3 /* PCIE controller 3 */
  419. #define CONFIG_PCIE4 /* PCIE controller 4 */
  420. #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
  421. /* controller 1, direct to uli, tgtid 3, Base address 20000 */
  422. #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
  423. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
  424. #define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000
  425. #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull
  426. /* controller 2, Slot 2, tgtid 2, Base address 201000 */
  427. #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
  428. #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull
  429. #define CONFIG_SYS_PCIE2_IO_VIRT 0xf8010000
  430. #define CONFIG_SYS_PCIE2_IO_PHYS 0xff8010000ull
  431. /* controller 3, Slot 1, tgtid 1, Base address 202000 */
  432. #define CONFIG_SYS_PCIE3_MEM_VIRT 0xb0000000
  433. #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc30000000ull
  434. #define CONFIG_SYS_PCIE3_IO_VIRT 0xf8020000
  435. #define CONFIG_SYS_PCIE3_IO_PHYS 0xff8020000ull
  436. /* controller 4, Base address 203000 */
  437. #define CONFIG_SYS_PCIE4_MEM_VIRT 0xc0000000
  438. #define CONFIG_SYS_PCIE4_MEM_PHYS 0xc40000000ull
  439. #define CONFIG_SYS_PCIE4_IO_PHYS 0xff8030000ull
  440. #ifdef CONFIG_PCI
  441. #if !defined(CONFIG_DM_PCI)
  442. #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
  443. #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
  444. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
  445. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  446. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
  447. #define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000
  448. #define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 /* 256M */
  449. #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
  450. #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
  451. #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000
  452. #define CONFIG_SYS_PCIE3_MEM_SIZE 0x10000000 /* 256M */
  453. #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
  454. #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */
  455. #define CONFIG_SYS_PCIE4_MEM_BUS 0xe0000000
  456. #define CONFIG_SYS_PCIE4_MEM_SIZE 0x10000000 /* 256M */
  457. #define CONFIG_SYS_PCIE4_IO_BUS 0x00000000
  458. #define CONFIG_SYS_PCIE4_IO_SIZE 0x00010000 /* 64k */
  459. #define CONFIG_PCI_INDIRECT_BRIDGE
  460. #endif
  461. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  462. #endif
  463. /* Qman/Bman */
  464. #ifndef CONFIG_NOBQFMAN
  465. #define CONFIG_SYS_BMAN_NUM_PORTALS 18
  466. #define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000
  467. #define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull
  468. #define CONFIG_SYS_BMAN_MEM_SIZE 0x02000000
  469. #define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
  470. #define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
  471. #define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
  472. #define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
  473. #define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
  474. CONFIG_SYS_BMAN_CENA_SIZE)
  475. #define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
  476. #define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
  477. #define CONFIG_SYS_QMAN_NUM_PORTALS 18
  478. #define CONFIG_SYS_QMAN_MEM_BASE 0xf6000000
  479. #define CONFIG_SYS_QMAN_MEM_PHYS 0xff6000000ull
  480. #define CONFIG_SYS_QMAN_MEM_SIZE 0x02000000
  481. #define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
  482. #define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
  483. #define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
  484. #define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
  485. #define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
  486. CONFIG_SYS_QMAN_CENA_SIZE)
  487. #define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
  488. #define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
  489. #define CONFIG_SYS_DPAA_FMAN
  490. #define CONFIG_SYS_DPAA_PME
  491. #define CONFIG_SYS_PMAN
  492. #define CONFIG_SYS_DPAA_DCE
  493. #define CONFIG_SYS_DPAA_RMAN /* RMan */
  494. #define CONFIG_SYS_INTERLAKEN
  495. /* Default address of microcode for the Linux Fman driver */
  496. #if defined(CONFIG_SPIFLASH)
  497. /*
  498. * env is stored at 0x100000, sector size is 0x10000, ucode is stored after
  499. * env, so we got 0x110000.
  500. */
  501. #define CONFIG_SYS_FMAN_FW_ADDR 0x110000
  502. #elif defined(CONFIG_SDCARD)
  503. /*
  504. * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is
  505. * about 1MB (2048 blocks), Env is stored after the image, and the env size is
  506. * 0x2000 (16 blocks), 8 + 2048 + 16 = 2072, enlarge it to 2080.
  507. */
  508. #define CONFIG_SYS_FMAN_FW_ADDR (512 * 0x820)
  509. #elif defined(CONFIG_MTD_RAW_NAND)
  510. #define CONFIG_SYS_FMAN_FW_ADDR (11 * CONFIG_SYS_NAND_BLOCK_SIZE)
  511. #elif defined(CONFIG_SRIO_PCIE_BOOT_SLAVE)
  512. /*
  513. * Slave has no ucode locally, it can fetch this from remote. When implementing
  514. * in two corenet boards, slave's ucode could be stored in master's memory
  515. * space, the address can be mapped from slave TLB->slave LAW->
  516. * slave SRIO or PCIE outbound window->master inbound window->
  517. * master LAW->the ucode address in master's memory space.
  518. */
  519. #define CONFIG_SYS_FMAN_FW_ADDR 0xFFE00000
  520. #else
  521. #define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
  522. #endif
  523. #define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
  524. #define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
  525. #endif /* CONFIG_NOBQFMAN */
  526. #ifdef CONFIG_SYS_DPAA_FMAN
  527. #define RGMII_PHY1_ADDR 0x1
  528. #define RGMII_PHY2_ADDR 0x2
  529. #define FM1_10GEC1_PHY_ADDR 0x3
  530. #define SGMII_CARD_PORT1_PHY_ADDR 0x1C
  531. #define SGMII_CARD_PORT2_PHY_ADDR 0x1D
  532. #define SGMII_CARD_PORT3_PHY_ADDR 0x1E
  533. #define SGMII_CARD_PORT4_PHY_ADDR 0x1F
  534. #endif
  535. #ifdef CONFIG_FMAN_ENET
  536. #define CONFIG_ETHPRIME "FM1@DTSEC3"
  537. #endif
  538. /*
  539. * SATA
  540. */
  541. #ifdef CONFIG_FSL_SATA_V2
  542. #define CONFIG_SYS_SATA_MAX_DEVICE 2
  543. #define CONFIG_SATA1
  544. #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
  545. #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
  546. #define CONFIG_SATA2
  547. #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
  548. #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
  549. #define CONFIG_LBA48
  550. #endif
  551. /*
  552. * USB
  553. */
  554. #ifdef CONFIG_USB_EHCI_HCD
  555. #define CONFIG_USB_EHCI_FSL
  556. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  557. #define CONFIG_HAS_FSL_DR_USB
  558. #endif
  559. /*
  560. * SDHC
  561. */
  562. #ifdef CONFIG_MMC
  563. #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
  564. #define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT
  565. #define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
  566. #endif
  567. /*
  568. * Dynamic MTD Partition support with mtdparts
  569. */
  570. /*
  571. * Environment
  572. */
  573. #define CONFIG_LOADS_ECHO /* echo on for serial download */
  574. #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
  575. /*
  576. * Miscellaneous configurable options
  577. */
  578. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  579. /*
  580. * For booting Linux, the board info and command line data
  581. * have to be in the first 64 MB of memory, since this is
  582. * the maximum mapped by the Linux kernel during initialization.
  583. */
  584. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial map for Linux*/
  585. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  586. #ifdef CONFIG_CMD_KGDB
  587. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  588. #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
  589. #endif
  590. /*
  591. * Environment Configuration
  592. */
  593. #define CONFIG_ROOTPATH "/opt/nfsroot"
  594. #define CONFIG_BOOTFILE "uImage"
  595. #define CONFIG_UBOOTPATH "u-boot.bin" /* U-Boot image on TFTP server */
  596. /* default location for tftp and bootm */
  597. #define CONFIG_LOADADDR 1000000
  598. #define __USB_PHY_TYPE utmi
  599. #define CONFIG_EXTRA_ENV_SETTINGS \
  600. "hwconfig=fsl_ddr:" \
  601. "ctlr_intlv=" __stringify(CTRL_INTLV_PREFERED) "," \
  602. "bank_intlv=auto;" \
  603. "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
  604. "netdev=eth0\0" \
  605. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  606. "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
  607. "tftpflash=tftpboot $loadaddr $uboot && " \
  608. "protect off $ubootaddr +$filesize && " \
  609. "erase $ubootaddr +$filesize && " \
  610. "cp.b $loadaddr $ubootaddr $filesize && " \
  611. "protect on $ubootaddr +$filesize && " \
  612. "cmp.b $loadaddr $ubootaddr $filesize\0" \
  613. "consoledev=ttyS0\0" \
  614. "ramdiskaddr=2000000\0" \
  615. "ramdiskfile=t2080qds/ramdisk.uboot\0" \
  616. "fdtaddr=1e00000\0" \
  617. "fdtfile=t2080qds/t2080qds.dtb\0" \
  618. "bdev=sda3\0"
  619. /*
  620. * For emulation this causes u-boot to jump to the start of the
  621. * proof point app code automatically
  622. */
  623. #define CONFIG_PROOF_POINTS \
  624. "setenv bootargs root=/dev/$bdev rw " \
  625. "console=$consoledev,$baudrate $othbootargs;" \
  626. "cpu 1 release 0x29000000 - - -;" \
  627. "cpu 2 release 0x29000000 - - -;" \
  628. "cpu 3 release 0x29000000 - - -;" \
  629. "cpu 4 release 0x29000000 - - -;" \
  630. "cpu 5 release 0x29000000 - - -;" \
  631. "cpu 6 release 0x29000000 - - -;" \
  632. "cpu 7 release 0x29000000 - - -;" \
  633. "go 0x29000000"
  634. #define CONFIG_HVBOOT \
  635. "setenv bootargs config-addr=0x60000000; " \
  636. "bootm 0x01000000 - 0x00f00000"
  637. #define CONFIG_ALU \
  638. "setenv bootargs root=/dev/$bdev rw " \
  639. "console=$consoledev,$baudrate $othbootargs;" \
  640. "cpu 1 release 0x01000000 - - -;" \
  641. "cpu 2 release 0x01000000 - - -;" \
  642. "cpu 3 release 0x01000000 - - -;" \
  643. "cpu 4 release 0x01000000 - - -;" \
  644. "cpu 5 release 0x01000000 - - -;" \
  645. "cpu 6 release 0x01000000 - - -;" \
  646. "cpu 7 release 0x01000000 - - -;" \
  647. "go 0x01000000"
  648. #define CONFIG_LINUX \
  649. "setenv bootargs root=/dev/ram rw " \
  650. "console=$consoledev,$baudrate $othbootargs;" \
  651. "setenv ramdiskaddr 0x02000000;" \
  652. "setenv fdtaddr 0x00c00000;" \
  653. "setenv loadaddr 0x1000000;" \
  654. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  655. #define CONFIG_HDBOOT \
  656. "setenv bootargs root=/dev/$bdev rw " \
  657. "console=$consoledev,$baudrate $othbootargs;" \
  658. "tftp $loadaddr $bootfile;" \
  659. "tftp $fdtaddr $fdtfile;" \
  660. "bootm $loadaddr - $fdtaddr"
  661. #define CONFIG_NFSBOOTCOMMAND \
  662. "setenv bootargs root=/dev/nfs rw " \
  663. "nfsroot=$serverip:$rootpath " \
  664. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  665. "console=$consoledev,$baudrate $othbootargs;" \
  666. "tftp $loadaddr $bootfile;" \
  667. "tftp $fdtaddr $fdtfile;" \
  668. "bootm $loadaddr - $fdtaddr"
  669. #define CONFIG_RAMBOOTCOMMAND \
  670. "setenv bootargs root=/dev/ram rw " \
  671. "console=$consoledev,$baudrate $othbootargs;" \
  672. "tftp $ramdiskaddr $ramdiskfile;" \
  673. "tftp $loadaddr $bootfile;" \
  674. "tftp $fdtaddr $fdtfile;" \
  675. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  676. #define CONFIG_BOOTCOMMAND CONFIG_LINUX
  677. #include <asm/fsl_secure_boot.h>
  678. #endif /* __T208xQDS_H */