MPC8308RDB.h 9.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2009-2010 Freescale Semiconductor, Inc.
  4. * Copyright (C) 2010 Ilya Yanok, Emcraft Systems, yanok@emcraft.com
  5. *
  6. */
  7. #ifndef __CONFIG_H
  8. #define __CONFIG_H
  9. #include <linux/stringify.h>
  10. /*
  11. * High Level Configuration Options
  12. */
  13. #define CONFIG_E300 1 /* E300 family */
  14. #ifdef CONFIG_MMC
  15. #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC83xx_ESDHC_ADDR
  16. #define CONFIG_SYS_FSL_ESDHC_USE_PIO
  17. #endif
  18. /*
  19. * On-board devices
  20. *
  21. * TSEC1 is SoC TSEC
  22. * TSEC2 is VSC switch
  23. */
  24. #define CONFIG_TSEC1
  25. #define CONFIG_VSC7385_ENET
  26. /*
  27. * SERDES
  28. */
  29. #define CONFIG_FSL_SERDES
  30. #define CONFIG_FSL_SERDES1 0xe3000
  31. /*
  32. * DDR Setup
  33. */
  34. #define CONFIG_SYS_SDRAM_BASE 0x00000000 /* DDR is system memory */
  35. #define CONFIG_SYS_DDR_SDRAM_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05
  36. #define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_EN \
  37. | DDRCDR_PZ_LOZ \
  38. | DDRCDR_NZ_LOZ \
  39. | DDRCDR_ODT \
  40. | DDRCDR_Q_DRN)
  41. /* 0x7b880001 */
  42. /*
  43. * Manually set up DDR parameters
  44. * consist of two chips HY5PS12621BFP-C4 from HYNIX
  45. */
  46. #define CONFIG_SYS_DDR_SIZE 128 /* MB */
  47. #define CONFIG_SYS_DDR_CS0_BNDS 0x00000007
  48. #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \
  49. | CSCONFIG_ODT_RD_NEVER \
  50. | CSCONFIG_ODT_WR_ONLY_CURRENT \
  51. | CSCONFIG_ROW_BIT_13 | CSCONFIG_COL_BIT_10)
  52. /* 0x80010102 */
  53. #define CONFIG_SYS_DDR_TIMING_3 0x00000000
  54. #define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
  55. | (0 << TIMING_CFG0_WRT_SHIFT) \
  56. | (0 << TIMING_CFG0_RRT_SHIFT) \
  57. | (0 << TIMING_CFG0_WWT_SHIFT) \
  58. | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
  59. | (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
  60. | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
  61. | (2 << TIMING_CFG0_MRS_CYC_SHIFT))
  62. /* 0x00220802 */
  63. #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \
  64. | (7 << TIMING_CFG1_ACTTOPRE_SHIFT) \
  65. | (2 << TIMING_CFG1_ACTTORW_SHIFT) \
  66. | (5 << TIMING_CFG1_CASLAT_SHIFT) \
  67. | (6 << TIMING_CFG1_REFREC_SHIFT) \
  68. | (2 << TIMING_CFG1_WRREC_SHIFT) \
  69. | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
  70. | (2 << TIMING_CFG1_WRTORD_SHIFT))
  71. /* 0x27256222 */
  72. #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
  73. | (4 << TIMING_CFG2_CPO_SHIFT) \
  74. | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
  75. | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
  76. | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
  77. | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
  78. | (5 << TIMING_CFG2_FOUR_ACT_SHIFT))
  79. /* 0x121048c5 */
  80. #define CONFIG_SYS_DDR_INTERVAL ((0x0360 << SDRAM_INTERVAL_REFINT_SHIFT) \
  81. | (0x0100 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
  82. /* 0x03600100 */
  83. #define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \
  84. | SDRAM_CFG_SDRAM_TYPE_DDR2 \
  85. | SDRAM_CFG_DBW_32)
  86. /* 0x43080000 */
  87. #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */
  88. #define CONFIG_SYS_DDR_MODE ((0x0448 << SDRAM_MODE_ESD_SHIFT) \
  89. | (0x0232 << SDRAM_MODE_SD_SHIFT))
  90. /* ODT 150ohm CL=3, AL=1 on SDRAM */
  91. #define CONFIG_SYS_DDR_MODE2 0x00000000
  92. /*
  93. * Memory test
  94. */
  95. /*
  96. * The reserved memory
  97. */
  98. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  99. #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Mon */
  100. #define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserved for malloc */
  101. /*
  102. * Initial RAM Base Address Setup
  103. */
  104. #define CONFIG_SYS_INIT_RAM_LOCK 1
  105. #define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */
  106. #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */
  107. #define CONFIG_SYS_GBL_DATA_OFFSET \
  108. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  109. /*
  110. * FLASH on the Local Bus
  111. */
  112. #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
  113. #define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */
  114. #define CONFIG_SYS_FLASH_SIZE 8 /* FLASH size is 8M */
  115. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  116. /* 127 64KB sectors and 8 8KB top sectors per device */
  117. #define CONFIG_SYS_MAX_FLASH_SECT 135
  118. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  119. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  120. /*
  121. * NAND Flash on the Local Bus
  122. */
  123. #define CONFIG_SYS_NAND_BASE 0xE0600000 /* 0xE0600000 */
  124. #define CONFIG_SYS_NAND_WINDOW_SIZE (32 * 1024) /* 0x00008000 */
  125. /* 0xFFFF8396 */
  126. #ifdef CONFIG_VSC7385_ENET
  127. #define CONFIG_TSEC2
  128. /* VSC7385 Base address on CS2 */
  129. #define CONFIG_SYS_VSC7385_BASE 0xF0000000
  130. #define CONFIG_SYS_VSC7385_SIZE (128 * 1024) /* 0x00020000 */
  131. /* 0xFFFE09FF */
  132. /* The flash address and size of the VSC7385 firmware image */
  133. #define CONFIG_VSC7385_IMAGE 0xFE7FE000
  134. #define CONFIG_VSC7385_IMAGE_SIZE 8192
  135. #endif
  136. /*
  137. * Serial Port
  138. */
  139. #define CONFIG_SYS_NS16550_SERIAL
  140. #define CONFIG_SYS_NS16550_REG_SIZE 1
  141. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  142. #define CONFIG_SYS_BAUDRATE_TABLE \
  143. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
  144. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR + 0x4500)
  145. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600)
  146. /* I2C */
  147. #define CONFIG_SYS_I2C
  148. #define CONFIG_SYS_I2C_FSL
  149. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  150. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  151. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  152. #define CONFIG_SYS_FSL_I2C2_SPEED 400000
  153. #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
  154. #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
  155. #define CONFIG_SYS_I2C_NOPROBES { {0, 0x51} }
  156. /*
  157. * SPI on header J8
  158. *
  159. * WARNING: enabling this will break TSEC2 (connected to the Vitesse switch)
  160. * due to a pinmux conflict between GPIO9 (SPI chip select )and the TSEC2 pins.
  161. */
  162. #ifdef CONFIG_MPC8XXX_SPI
  163. #define CONFIG_USE_SPIFLASH
  164. #endif
  165. /*
  166. * Board info - revision and where boot from
  167. */
  168. #define CONFIG_SYS_I2C_PCF8574A_ADDR 0x39
  169. /*
  170. * Config on-board RTC
  171. */
  172. #define CONFIG_RTC_DS1337 /* ds1339 on board, use ds1337 rtc via i2c */
  173. #define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */
  174. /*
  175. * General PCI
  176. * Addresses are mapped 1-1.
  177. */
  178. #define CONFIG_SYS_PCIE1_BASE 0xA0000000
  179. #define CONFIG_SYS_PCIE1_MEM_BASE 0xA0000000
  180. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xA0000000
  181. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000
  182. #define CONFIG_SYS_PCIE1_CFG_BASE 0xB0000000
  183. #define CONFIG_SYS_PCIE1_CFG_SIZE 0x01000000
  184. #define CONFIG_SYS_PCIE1_IO_BASE 0x00000000
  185. #define CONFIG_SYS_PCIE1_IO_PHYS 0xB1000000
  186. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000
  187. /* enable PCIE clock */
  188. #define CONFIG_SYS_SCCR_PCIEXP1CM 1
  189. #define CONFIG_PCI_INDIRECT_BRIDGE
  190. #define CONFIG_PCIE
  191. #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */
  192. #define CONFIG_83XX_GENERIC_PCIE_REGISTER_HOSES 1
  193. /*
  194. * TSEC
  195. */
  196. #define CONFIG_SYS_TSEC1_OFFSET 0x24000
  197. #define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
  198. #define CONFIG_SYS_TSEC2_OFFSET 0x25000
  199. #define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
  200. /*
  201. * TSEC ethernet configuration
  202. */
  203. #define CONFIG_TSEC1_NAME "eTSEC0"
  204. #define CONFIG_TSEC2_NAME "eTSEC1"
  205. #define TSEC1_PHY_ADDR 2
  206. #define TSEC2_PHY_ADDR 1
  207. #define TSEC1_PHYIDX 0
  208. #define TSEC2_PHYIDX 0
  209. #define TSEC1_FLAGS TSEC_GIGABIT
  210. #define TSEC2_FLAGS TSEC_GIGABIT
  211. /* Options are: eTSEC[0-1] */
  212. #define CONFIG_ETHPRIME "eTSEC0"
  213. /*
  214. * Environment
  215. */
  216. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  217. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  218. /*
  219. * BOOTP options
  220. */
  221. #define CONFIG_BOOTP_BOOTFILESIZE
  222. /*
  223. * Miscellaneous configurable options
  224. */
  225. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  226. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  227. /* Boot Argument Buffer Size */
  228. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  229. /*
  230. * For booting Linux, the board info and command line data
  231. * have to be in the first 256 MB of memory, since this is
  232. * the maximum mapped by the Linux kernel during initialization.
  233. */
  234. #define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux */
  235. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  236. /*
  237. * Environment Configuration
  238. */
  239. #if defined(CONFIG_TSEC_ENET)
  240. #define CONFIG_HAS_ETH0
  241. #define CONFIG_HAS_ETH1
  242. #endif
  243. #define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */
  244. #define CONFIG_EXTRA_ENV_SETTINGS \
  245. "netdev=eth0\0" \
  246. "consoledev=ttyS0\0" \
  247. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  248. "nfsroot=${serverip}:${rootpath}\0" \
  249. "ramargs=setenv bootargs root=/dev/ram rw\0" \
  250. "addip=setenv bootargs ${bootargs} " \
  251. "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
  252. ":${hostname}:${netdev}:off panic=1\0" \
  253. "addtty=setenv bootargs ${bootargs}" \
  254. " console=${consoledev},${baudrate}\0" \
  255. "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
  256. "addmisc=setenv bootargs ${bootargs}\0" \
  257. "kernel_addr=FE080000\0" \
  258. "fdt_addr=FE280000\0" \
  259. "ramdisk_addr=FE290000\0" \
  260. "u-boot=mpc8308rdb/u-boot.bin\0" \
  261. "kernel_addr_r=1000000\0" \
  262. "fdt_addr_r=C00000\0" \
  263. "hostname=mpc8308rdb\0" \
  264. "bootfile=mpc8308rdb/uImage\0" \
  265. "fdtfile=mpc8308rdb/mpc8308rdb.dtb\0" \
  266. "rootpath=/opt/eldk-4.2/ppc_6xx\0" \
  267. "flash_self=run ramargs addip addtty addmtd addmisc;" \
  268. "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
  269. "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
  270. "bootm ${kernel_addr} - ${fdt_addr}\0" \
  271. "net_nfs=tftp ${kernel_addr_r} ${bootfile};" \
  272. "tftp ${fdt_addr_r} ${fdtfile};" \
  273. "run nfsargs addip addtty addmtd addmisc;" \
  274. "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
  275. "bootcmd=run flash_self\0" \
  276. "load=tftp ${loadaddr} ${u-boot}\0" \
  277. "update=protect off " __stringify(CONFIG_SYS_MONITOR_BASE) \
  278. " +${filesize};era " __stringify(CONFIG_SYS_MONITOR_BASE)\
  279. " +${filesize};cp.b ${fileaddr} " \
  280. __stringify(CONFIG_SYS_MONITOR_BASE) " ${filesize}\0" \
  281. "upd=run load update\0" \
  282. #endif /* __CONFIG_H */