tve_common.c 3.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * TV encoder driver for Allwinner SoCs.
  4. *
  5. * (C) Copyright 2013-2014 Luc Verhaegen <libv@skynet.be>
  6. * (C) Copyright 2014-2015 Hans de Goede <hdegoede@redhat.com>
  7. * (C) Copyright 2017 Jernej Skrabec <jernej.skrabec@siol.net>
  8. */
  9. #include <common.h>
  10. #include <asm/arch/tve.h>
  11. #include <asm/io.h>
  12. void tvencoder_mode_set(struct sunxi_tve_reg * const tve, enum tve_mode mode)
  13. {
  14. switch (mode) {
  15. case tve_mode_vga:
  16. writel(SUNXI_TVE_GCTRL_DAC_INPUT(0, 1) |
  17. SUNXI_TVE_GCTRL_DAC_INPUT(1, 2) |
  18. SUNXI_TVE_GCTRL_DAC_INPUT(2, 3), &tve->gctrl);
  19. writel(SUNXI_TVE_CFG0_VGA, &tve->cfg0);
  20. writel(SUNXI_TVE_DAC_CFG0_VGA, &tve->dac_cfg0);
  21. writel(SUNXI_TVE_UNKNOWN1_VGA, &tve->unknown1);
  22. break;
  23. case tve_mode_composite_pal_nc:
  24. writel(SUNXI_TVE_CHROMA_FREQ_PAL_NC, &tve->chroma_freq);
  25. /* Fall through */
  26. case tve_mode_composite_pal:
  27. writel(SUNXI_TVE_GCTRL_DAC_INPUT(0, 1) |
  28. SUNXI_TVE_GCTRL_DAC_INPUT(1, 2) |
  29. SUNXI_TVE_GCTRL_DAC_INPUT(2, 3) |
  30. SUNXI_TVE_GCTRL_DAC_INPUT(3, 4), &tve->gctrl);
  31. writel(SUNXI_TVE_CFG0_PAL, &tve->cfg0);
  32. writel(SUNXI_TVE_DAC_CFG0_COMPOSITE, &tve->dac_cfg0);
  33. writel(SUNXI_TVE_FILTER_COMPOSITE, &tve->filter);
  34. writel(SUNXI_TVE_PORCH_NUM_PAL, &tve->porch_num);
  35. writel(SUNXI_TVE_LINE_NUM_PAL, &tve->line_num);
  36. writel(SUNXI_TVE_BLANK_BLACK_LEVEL_PAL,
  37. &tve->blank_black_level);
  38. writel(SUNXI_TVE_UNKNOWN1_COMPOSITE, &tve->unknown1);
  39. writel(SUNXI_TVE_CBR_LEVEL_PAL, &tve->cbr_level);
  40. writel(SUNXI_TVE_BURST_WIDTH_COMPOSITE, &tve->burst_width);
  41. writel(SUNXI_TVE_UNKNOWN2_PAL, &tve->unknown2);
  42. writel(SUNXI_TVE_ACTIVE_NUM_COMPOSITE, &tve->active_num);
  43. writel(SUNXI_TVE_CHROMA_BW_GAIN_COMP, &tve->chroma_bw_gain);
  44. writel(SUNXI_TVE_NOTCH_WIDTH_COMPOSITE, &tve->notch_width);
  45. writel(SUNXI_TVE_RESYNC_NUM_PAL, &tve->resync_num);
  46. writel(SUNXI_TVE_SLAVE_PARA_COMPOSITE, &tve->slave_para);
  47. break;
  48. case tve_mode_composite_pal_m:
  49. writel(SUNXI_TVE_CHROMA_FREQ_PAL_M, &tve->chroma_freq);
  50. writel(SUNXI_TVE_COLOR_BURST_PAL_M, &tve->color_burst);
  51. /* Fall through */
  52. case tve_mode_composite_ntsc:
  53. writel(SUNXI_TVE_GCTRL_DAC_INPUT(0, 1) |
  54. SUNXI_TVE_GCTRL_DAC_INPUT(1, 2) |
  55. SUNXI_TVE_GCTRL_DAC_INPUT(2, 3) |
  56. SUNXI_TVE_GCTRL_DAC_INPUT(3, 4), &tve->gctrl);
  57. writel(SUNXI_TVE_CFG0_NTSC, &tve->cfg0);
  58. writel(SUNXI_TVE_DAC_CFG0_COMPOSITE, &tve->dac_cfg0);
  59. writel(SUNXI_TVE_FILTER_COMPOSITE, &tve->filter);
  60. writel(SUNXI_TVE_PORCH_NUM_NTSC, &tve->porch_num);
  61. writel(SUNXI_TVE_LINE_NUM_NTSC, &tve->line_num);
  62. writel(SUNXI_TVE_BLANK_BLACK_LEVEL_NTSC,
  63. &tve->blank_black_level);
  64. writel(SUNXI_TVE_UNKNOWN1_COMPOSITE, &tve->unknown1);
  65. writel(SUNXI_TVE_CBR_LEVEL_NTSC, &tve->cbr_level);
  66. writel(SUNXI_TVE_BURST_PHASE_NTSC, &tve->burst_phase);
  67. writel(SUNXI_TVE_BURST_WIDTH_COMPOSITE, &tve->burst_width);
  68. writel(SUNXI_TVE_UNKNOWN2_NTSC, &tve->unknown2);
  69. writel(SUNXI_TVE_SYNC_VBI_LEVEL_NTSC, &tve->sync_vbi_level);
  70. writel(SUNXI_TVE_ACTIVE_NUM_COMPOSITE, &tve->active_num);
  71. writel(SUNXI_TVE_CHROMA_BW_GAIN_COMP, &tve->chroma_bw_gain);
  72. writel(SUNXI_TVE_NOTCH_WIDTH_COMPOSITE, &tve->notch_width);
  73. writel(SUNXI_TVE_RESYNC_NUM_NTSC, &tve->resync_num);
  74. writel(SUNXI_TVE_SLAVE_PARA_COMPOSITE, &tve->slave_para);
  75. break;
  76. }
  77. }
  78. void tvencoder_enable(struct sunxi_tve_reg * const tve)
  79. {
  80. setbits_le32(&tve->gctrl, SUNXI_TVE_GCTRL_ENABLE);
  81. }