Kconfig 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470
  1. menuconfig SPI
  2. bool "SPI Support"
  3. help
  4. The "Serial Peripheral Interface" is a low level synchronous
  5. protocol. Chips that support SPI can have data transfer rates
  6. up to several tens of Mbit/sec. Chips are addressed with a
  7. controller and a chipselect. Most SPI slaves don't support
  8. dynamic device discovery; some are even write-only or read-only.
  9. SPI is widely used by microcontrollers to talk with sensors,
  10. eeprom and flash memory, codecs and various other controller
  11. chips, analog to digital (and d-to-a) converters, and more.
  12. MMC and SD cards can be accessed using SPI protocol; and for
  13. DataFlash cards used in MMC sockets, SPI must always be used.
  14. SPI is one of a family of similar protocols using a four wire
  15. interface (select, clock, data in, data out) including Microwire
  16. (half duplex), SSP, SSI, and PSP. This driver framework should
  17. work with most such devices and controllers.
  18. if SPI
  19. config DM_SPI
  20. bool "Enable Driver Model for SPI drivers"
  21. depends on DM
  22. help
  23. Enable driver model for SPI. The SPI slave interface
  24. (spi_setup_slave(), spi_xfer(), etc.) is then implemented by
  25. the SPI uclass. Drivers provide methods to access the SPI
  26. buses that they control. The uclass interface is defined in
  27. include/spi.h. The existing spi_slave structure is attached
  28. as 'parent data' to every slave on each bus. Slaves
  29. typically use driver-private data instead of extending the
  30. spi_slave structure.
  31. config SPI_MEM
  32. bool "SPI memory extension"
  33. help
  34. Enable this option if you want to enable the SPI memory extension.
  35. This extension is meant to simplify interaction with SPI memories
  36. by providing an high-level interface to send memory-like commands.
  37. if DM_SPI
  38. config ALTERA_SPI
  39. bool "Altera SPI driver"
  40. help
  41. Enable the Altera SPI driver. This driver can be used to
  42. access the SPI NOR flash on platforms embedding this Altera
  43. IP core. Please find details on the "Embedded Peripherals IP
  44. User Guide" of Altera.
  45. config ATCSPI200_SPI
  46. bool "Andestech ATCSPI200 SPI driver"
  47. help
  48. Enable the Andestech ATCSPI200 SPI driver. This driver can be
  49. used to access the SPI flash on AE3XX and AE250 platforms embedding
  50. this Andestech IP core.
  51. config ATH79_SPI
  52. bool "Atheros SPI driver"
  53. depends on ARCH_ATH79
  54. help
  55. Enable the Atheros ar7xxx/ar9xxx SoC SPI driver, it was used
  56. to access SPI NOR flash and other SPI peripherals. This driver
  57. uses driver model and requires a device tree binding to operate.
  58. please refer to doc/device-tree-bindings/spi/spi-ath79.txt.
  59. config ATMEL_QSPI
  60. bool "Atmel Quad SPI Controller"
  61. depends on ARCH_AT91
  62. help
  63. Enable the Atmel Quad SPI controller in master mode. This driver
  64. does not support generic SPI. The implementation supports only the
  65. spi-mem interface.
  66. config ATMEL_SPI
  67. bool "Atmel SPI driver"
  68. default y if ARCH_AT91
  69. help
  70. This enables driver for the Atmel SPI Controller, present on
  71. many AT91 (ARM) chips. This driver can be used to access
  72. the SPI Flash, such as AT25DF321.
  73. config BCM63XX_HSSPI
  74. bool "BCM63XX HSSPI driver"
  75. depends on (ARCH_BMIPS || ARCH_BCM68360 || \
  76. ARCH_BCM6858 || ARCH_BCM63158)
  77. help
  78. Enable the BCM6328 HSSPI driver. This driver can be used to
  79. access the SPI NOR flash on platforms embedding this Broadcom
  80. SPI core.
  81. config BCM63XX_SPI
  82. bool "BCM6348 SPI driver"
  83. depends on ARCH_BMIPS
  84. help
  85. Enable the BCM6348/BCM6358 SPI driver. This driver can be used to
  86. access the SPI NOR flash on platforms embedding these Broadcom
  87. SPI cores.
  88. config BCMSTB_SPI
  89. bool "BCMSTB SPI driver"
  90. help
  91. Enable the Broadcom set-top box SPI driver. This driver can
  92. be used to access the SPI flash on platforms embedding this
  93. Broadcom SPI core.
  94. config CORTINA_SFLASH
  95. bool "Cortina-Access Serial Flash controller driver"
  96. depends on DM_SPI && SPI_MEM
  97. help
  98. Enable the Cortina-Access Serial Flash controller driver. This driver
  99. can be used to access the SPI NOR/NAND flash on platforms embedding this
  100. Cortina-Access IP core.
  101. config CADENCE_QSPI
  102. bool "Cadence QSPI driver"
  103. help
  104. Enable the Cadence Quad-SPI (QSPI) driver. This driver can be
  105. used to access the SPI NOR flash on platforms embedding this
  106. Cadence IP core.
  107. config CF_SPI
  108. bool "ColdFire SPI driver"
  109. help
  110. Enable the ColdFire SPI driver. This driver can be used on
  111. some m68k SoCs.
  112. config DAVINCI_SPI
  113. bool "Davinci & Keystone SPI driver"
  114. depends on ARCH_DAVINCI || ARCH_KEYSTONE
  115. help
  116. Enable the Davinci SPI driver
  117. config DESIGNWARE_SPI
  118. bool "Designware SPI driver"
  119. help
  120. Enable the Designware SPI driver. This driver can be used to
  121. access the SPI NOR flash on platforms embedding this Designware
  122. IP core.
  123. config EXYNOS_SPI
  124. bool "Samsung Exynos SPI driver"
  125. help
  126. Enable the Samsung Exynos SPI driver. This driver can be used to
  127. access the SPI NOR flash on platforms embedding this Samsung
  128. Exynos IP core.
  129. config FSL_DSPI
  130. bool "Freescale DSPI driver"
  131. help
  132. Enable the Freescale DSPI driver. This driver can be used to
  133. access the SPI NOR flash and SPI Data flash on platforms embedding
  134. this Freescale DSPI IP core. LS102xA and Colibri VF50/VF61 platforms
  135. use this driver.
  136. config FSL_QSPI
  137. bool "Freescale QSPI driver"
  138. imply SPI_FLASH_BAR
  139. help
  140. Enable the Freescale Quad-SPI (QSPI) driver. This driver can be
  141. used to access the SPI NOR flash on platforms embedding this
  142. Freescale IP core.
  143. config FSL_QSPI_AHB_FULL_MAP
  144. bool "Use full AHB memory map space"
  145. depends on FSL_QSPI
  146. default y if ARCH_MX6 || ARCH_MX7 || ARCH_MX7ULP || ARCH_IMX8M
  147. help
  148. Enable the Freescale QSPI driver to use full AHB memory map space for
  149. flash access.
  150. config ICH_SPI
  151. bool "Intel ICH SPI driver"
  152. help
  153. Enable the Intel ICH SPI driver. This driver can be used to
  154. access the SPI NOR flash on platforms embedding this Intel
  155. ICH IP core.
  156. config KIRKWOOD_SPI
  157. bool "Marvell Kirkwood SPI Driver"
  158. help
  159. Enable support for SPI on various Marvell SoCs, such as
  160. Kirkwood and Armada 375.
  161. config MESON_SPIFC
  162. bool "Amlogic Meson SPI Flash Controller driver"
  163. depends on ARCH_MESON
  164. help
  165. Enable the Amlogic Meson SPI Flash Controller SPIFC) driver.
  166. This driver can be used to access the SPI NOR flash chips on
  167. Amlogic Meson SoCs.
  168. config MPC8XX_SPI
  169. bool "MPC8XX SPI Driver"
  170. depends on MPC8xx
  171. help
  172. Enable support for SPI on MPC8XX
  173. config MPC8XXX_SPI
  174. bool "MPC8XXX SPI Driver"
  175. help
  176. Enable support for SPI on the MPC8XXX PowerPC SoCs.
  177. config MSCC_BB_SPI
  178. bool "MSCC bitbang SPI driver"
  179. depends on SOC_VCOREIII
  180. help
  181. Enable MSCC bitbang SPI driver. This driver can be used on
  182. MSCC SOCs.
  183. config MT7621_SPI
  184. bool "MediaTek MT7621 SPI driver"
  185. depends on SOC_MT7628
  186. help
  187. Enable the MT7621 SPI driver. This driver can be used to access
  188. the SPI NOR flash on platforms embedding this Ralink / MediaTek
  189. SPI core, like MT7621/7628/7688.
  190. config MTK_SNFI_SPI
  191. bool "Mediatek SPI memory controller driver"
  192. depends on SPI_MEM
  193. help
  194. Enable the Mediatek SPI memory controller driver. This driver is
  195. originally based on the MediaTek SNFI IP core. It can only be
  196. used to access SPI memory devices like SPI-NOR or SPI-NAND on
  197. platforms embedding this IP core, like MT7622/M7629.
  198. config MVEBU_A3700_SPI
  199. bool "Marvell Armada 3700 SPI driver"
  200. select CLK_ARMADA_3720
  201. help
  202. Enable the Marvell Armada 3700 SPI driver. This driver can be
  203. used to access the SPI NOR flash on platforms embedding this
  204. Marvell IP core.
  205. config MXS_SPI
  206. bool "MXS SPI Driver"
  207. help
  208. Enable the MXS SPI controller driver. This driver can be used
  209. on the i.MX23 and i.MX28 SoCs.
  210. config NXP_FSPI
  211. bool "NXP FlexSPI driver"
  212. depends on SPI_MEM
  213. help
  214. Enable the NXP FlexSPI (FSPI) driver. This driver can be used to
  215. access the SPI NOR flash on platforms embedding this NXP IP core.
  216. config OCTEON_SPI
  217. bool "Octeon SPI driver"
  218. depends on DM_PCI && (ARCH_OCTEON || ARCH_OCTEONTX || ARCH_OCTEONTX2)
  219. help
  220. Enable the Octeon SPI driver. This driver can be used to
  221. access the SPI NOR flash on Octeon II/III and OcteonTX/TX2
  222. SoC platforms.
  223. config OMAP3_SPI
  224. bool "McSPI driver for OMAP"
  225. help
  226. SPI master controller for OMAP24XX and later Multichannel SPI
  227. (McSPI). This driver be used to access SPI chips on platforms
  228. embedding this OMAP3 McSPI IP core.
  229. config PIC32_SPI
  230. bool "Microchip PIC32 SPI driver"
  231. depends on MACH_PIC32
  232. help
  233. Enable the Microchip PIC32 SPI driver. This driver can be used
  234. to access the SPI NOR flash, MMC-over-SPI on platforms based on
  235. Microchip PIC32 family devices.
  236. config PL022_SPI
  237. bool "ARM AMBA PL022 SSP controller driver"
  238. depends on ARM
  239. help
  240. This selects the ARM(R) AMBA(R) PrimeCell PL022 SSP
  241. controller. If you have an embedded system with an AMBA(R)
  242. bus and a PL022 controller, say Y or M here.
  243. config SPI_QUP
  244. bool "Qualcomm SPI controller with QUP interface"
  245. depends on ARCH_IPQ40XX
  246. help
  247. Qualcomm Universal Peripheral (QUP) core is an AHB slave that
  248. provides a common data path (an output FIFO and an input FIFO)
  249. for serial peripheral interface (SPI) mini-core. SPI in master
  250. mode supports up to 50MHz, up to four chip selects, programmable
  251. data path from 4 bits to 32 bits and numerous protocol variants.
  252. config RENESAS_RPC_SPI
  253. bool "Renesas RPC SPI driver"
  254. depends on RCAR_GEN3 || RZA1
  255. imply SPI_FLASH_BAR
  256. help
  257. Enable the Renesas RPC SPI driver, used to access SPI NOR flash
  258. on Renesas RCar Gen3 SoCs. This uses driver model and requires a
  259. device tree binding to operate.
  260. config ROCKCHIP_SPI
  261. bool "Rockchip SPI driver"
  262. help
  263. Enable the Rockchip SPI driver, used to access SPI NOR flash and
  264. other SPI peripherals (such as the Chrome OS EC) on Rockchip SoCs.
  265. This uses driver model and requires a device tree binding to
  266. operate.
  267. config SANDBOX_SPI
  268. bool "Sandbox SPI driver"
  269. depends on SANDBOX && DM
  270. help
  271. Enable SPI support for sandbox. This is an emulation of a real SPI
  272. bus. Devices can be attached to the bus using the device tree
  273. which specifies the driver to use. As an example, see this device
  274. tree fragment from sandbox.dts. It shows that the SPI bus has a
  275. single flash device on chip select 0 which is emulated by the driver
  276. for "sandbox,spi-flash", which is in drivers/mtd/spi/sandbox.c.
  277. spi@0 {
  278. #address-cells = <1>;
  279. #size-cells = <0>;
  280. reg = <0>;
  281. compatible = "sandbox,spi";
  282. cs-gpios = <0>, <&gpio_a 0>;
  283. flash@0 {
  284. reg = <0>;
  285. compatible = "spansion,m25p16", "jedec,spi-nor";
  286. spi-max-frequency = <40000000>;
  287. sandbox,filename = "spi.bin";
  288. };
  289. };
  290. config SPI_SIFIVE
  291. bool "SiFive SPI driver"
  292. help
  293. This driver supports the SiFive SPI IP. If unsure say N.
  294. Enable the SiFive SPI controller driver.
  295. The SiFive SPI controller driver is found on various SiFive SoCs.
  296. config SOFT_SPI
  297. bool "Soft SPI driver"
  298. help
  299. Enable Soft SPI driver. This driver is to use GPIO simulate
  300. the SPI protocol.
  301. config SPI_SUNXI
  302. bool "Allwinner SoC SPI controllers"
  303. default ARCH_SUNXI
  304. help
  305. Enable the Allwinner SoC SPi controller driver.
  306. Same controller driver can reuse in all Allwinner SoC variants.
  307. config STM32_QSPI
  308. bool "STM32F7 QSPI driver"
  309. depends on STM32F4 || STM32F7 || ARCH_STM32MP
  310. help
  311. Enable the STM32F7 Quad-SPI (QSPI) driver. This driver can be
  312. used to access the SPI NOR flash chips on platforms embedding
  313. this ST IP core.
  314. config STM32_SPI
  315. bool "STM32 SPI driver"
  316. depends on ARCH_STM32MP
  317. help
  318. Enable the STM32 Serial Peripheral Interface (SPI) driver for STM32MP
  319. SoCs. This uses driver model and requires a device tree binding to
  320. operate.
  321. config TEGRA114_SPI
  322. bool "nVidia Tegra114 SPI driver"
  323. help
  324. Enable the nVidia Tegra114 SPI driver. This driver can be used to
  325. access the SPI NOR flash on platforms embedding this nVidia Tegra114
  326. IP core.
  327. This controller is different than the older SoCs SPI controller and
  328. also register interface get changed with this controller.
  329. config TEGRA20_SFLASH
  330. bool "nVidia Tegra20 Serial Flash controller driver"
  331. help
  332. Enable the nVidia Tegra20 Serial Flash controller driver. This driver
  333. can be used to access the SPI NOR flash on platforms embedding this
  334. nVidia Tegra20 IP core.
  335. config TEGRA20_SLINK
  336. bool "nVidia Tegra20/Tegra30 SLINK driver"
  337. help
  338. Enable the nVidia Tegra20/Tegra30 SLINK driver. This driver can
  339. be used to access the SPI NOR flash on platforms embedding this
  340. nVidia Tegra20/Tegra30 IP cores.
  341. config TEGRA210_QSPI
  342. bool "nVidia Tegra210 QSPI driver"
  343. help
  344. Enable the Tegra Quad-SPI (QSPI) driver for T210. This driver
  345. be used to access SPI chips on platforms embedding this
  346. NVIDIA Tegra210 IP core.
  347. config TI_QSPI
  348. bool "TI QSPI driver"
  349. imply TI_EDMA3
  350. help
  351. Enable the TI Quad-SPI (QSPI) driver for DRA7xx and AM43xx evms.
  352. This driver support spi flash single, quad and memory reads.
  353. config UNIPHIER_SPI
  354. bool "Socionext UniPhier SPI driver"
  355. depends on ARCH_UNIPHIER
  356. help
  357. Enable the Socionext UniPhier SPI driver. This driver can
  358. be used to access SPI chips on platforms embedding this
  359. UniPhier IP core.
  360. config XILINX_SPI
  361. bool "Xilinx SPI driver"
  362. help
  363. Enable the Xilinx SPI driver from the Xilinx EDK. This SPI
  364. controller support 8 bit SPI transfers only, with or w/o FIFO.
  365. For more info on Xilinx SPI Register Definitions and Overview
  366. see driver file - drivers/spi/xilinx_spi.c
  367. config ZYNQ_SPI
  368. bool "Zynq SPI driver"
  369. help
  370. Enable the Zynq SPI driver. This driver can be used to
  371. access the SPI NOR flash on platforms embedding this Zynq
  372. SPI IP core.
  373. config ZYNQ_QSPI
  374. bool "Zynq QSPI driver"
  375. imply SPI_FLASH_BAR
  376. help
  377. Enable the Zynq Quad-SPI (QSPI) driver. This driver can be
  378. used to access the SPI NOR flash on platforms embedding this
  379. Zynq QSPI IP core. This IP is used to connect the flash in
  380. 4-bit qspi, 8-bit dual stacked and shared 4-bit dual parallel.
  381. config ZYNQMP_GQSPI
  382. bool "Configure ZynqMP Generic QSPI"
  383. help
  384. This option is used to enable ZynqMP QSPI controller driver which
  385. is used to communicate with qspi flash devices.
  386. endif # if DM_SPI
  387. config FSL_ESPI
  388. bool "Freescale eSPI driver"
  389. imply SPI_FLASH_BAR
  390. help
  391. Enable the Freescale eSPI driver. This driver can be used to
  392. access the SPI interface and SPI NOR flash on platforms embedding
  393. this Freescale eSPI IP core.
  394. config SH_QSPI
  395. bool "Renesas Quad SPI driver"
  396. help
  397. Enable the Renesas Quad SPI controller driver. This driver can be
  398. used on Renesas SoCs.
  399. config MXC_SPI
  400. bool "MXC SPI Driver"
  401. help
  402. Enable the MXC SPI controller driver. This driver can be used
  403. on various i.MX SoCs such as i.MX31/35/51/6/7.
  404. endif # menu "SPI Support"