rockchip_i2s.c 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2018 Google LLC
  4. * Copyright 2014 Rockchip Electronics Co., Ltd.
  5. * Taken from dc i2s/rockchip.c
  6. */
  7. #define LOG_CATEGORY UCLASS_I2S
  8. #include <common.h>
  9. #include <dm.h>
  10. #include <i2s.h>
  11. #include <log.h>
  12. #include <sound.h>
  13. #include <asm/io.h>
  14. #include <linux/bitops.h>
  15. struct rk_i2s_regs {
  16. u32 txcr; /* I2S_TXCR, 0x00 */
  17. u32 rxcr; /* I2S_RXCR, 0x04 */
  18. u32 ckr; /* I2S_CKR, 0x08 */
  19. u32 fifolr; /* I2S_FIFOLR, 0x0C */
  20. u32 dmacr; /* I2S_DMACR, 0x10 */
  21. u32 intcr; /* I2S_INTCR, 0x14 */
  22. u32 intsr; /* I2S_INTSR, 0x18 */
  23. u32 xfer; /* I2S_XFER, 0x1C */
  24. u32 clr; /* I2S_CLR, 0x20 */
  25. u32 txdr; /* I2S_TXDR, 0x24 */
  26. u32 rxdr; /* I2S_RXDR, 0x28 */
  27. };
  28. enum {
  29. /* I2S_XFER */
  30. I2S_RX_TRAN_BIT = BIT(1),
  31. I2S_TX_TRAN_BIT = BIT(0),
  32. I2S_TRAN_MASK = 3 << 0,
  33. /* I2S_TXCKR */
  34. I2S_MCLK_DIV_SHIFT = 16,
  35. I2S_MCLK_DIV_MASK = (0xff << I2S_MCLK_DIV_SHIFT),
  36. I2S_RX_SCLK_DIV_SHIFT = 8,
  37. I2S_RX_SCLK_DIV_MASK = 0xff << I2S_RX_SCLK_DIV_SHIFT,
  38. I2S_TX_SCLK_DIV_SHIFT = 0,
  39. I2S_TX_SCLK_DIV_MASK = 0xff << I2S_TX_SCLK_DIV_SHIFT,
  40. I2S_DATA_WIDTH_SHIFT = 0,
  41. I2S_DATA_WIDTH_MASK = 0x1f << I2S_DATA_WIDTH_SHIFT,
  42. };
  43. static int rockchip_i2s_init(struct i2s_uc_priv *priv)
  44. {
  45. struct rk_i2s_regs *regs = (struct rk_i2s_regs *)priv->base_address;
  46. u32 bps = priv->bitspersample;
  47. u32 lrf = priv->rfs;
  48. u32 chn = priv->channels;
  49. u32 mode = 0;
  50. clrbits_le32(&regs->xfer, I2S_TX_TRAN_BIT);
  51. mode = readl(&regs->txcr) & ~0x1f;
  52. switch (priv->bitspersample) {
  53. case 16:
  54. case 24:
  55. mode |= (priv->bitspersample - 1) << I2S_DATA_WIDTH_SHIFT;
  56. break;
  57. default:
  58. log_err("Invalid sample size input %d\n", priv->bitspersample);
  59. return -EINVAL;
  60. }
  61. writel(mode, &regs->txcr);
  62. mode = readl(&regs->ckr) & ~I2S_MCLK_DIV_MASK;
  63. mode |= (lrf / (bps * chn) - 1) << I2S_MCLK_DIV_SHIFT;
  64. mode &= ~I2S_TX_SCLK_DIV_MASK;
  65. mode |= (priv->bitspersample * priv->channels - 1) <<
  66. I2S_TX_SCLK_DIV_SHIFT;
  67. writel(mode, &regs->ckr);
  68. return 0;
  69. }
  70. static int i2s_send_data(struct rk_i2s_regs *regs, u32 *data, uint length)
  71. {
  72. for (int i = 0; i < min(32u, length); i++)
  73. writel(*data++, &regs->txdr);
  74. length -= min(32u, length);
  75. /* enable both tx and rx */
  76. setbits_le32(&regs->xfer, I2S_TRAN_MASK);
  77. while (length) {
  78. if ((readl(&regs->fifolr) & 0x3f) < 0x20) {
  79. writel(*data++, &regs->txdr);
  80. length--;
  81. }
  82. }
  83. while (readl(&regs->fifolr) & 0x3f)
  84. /* wait until FIFO empty */;
  85. clrbits_le32(&regs->xfer, I2S_TRAN_MASK);
  86. writel(0, &regs->clr);
  87. return 0;
  88. }
  89. static int rockchip_i2s_tx_data(struct udevice *dev, void *data, uint data_size)
  90. {
  91. struct i2s_uc_priv *priv = dev_get_uclass_priv(dev);
  92. struct rk_i2s_regs *regs = (struct rk_i2s_regs *)priv->base_address;
  93. return i2s_send_data(regs, data, data_size / sizeof(u32));
  94. }
  95. static int rockchip_i2s_probe(struct udevice *dev)
  96. {
  97. struct i2s_uc_priv *priv = dev_get_uclass_priv(dev);
  98. ulong base;
  99. base = dev_read_addr(dev);
  100. if (base == FDT_ADDR_T_NONE) {
  101. log_debug("Missing i2s base\n");
  102. return -EINVAL;
  103. }
  104. priv->base_address = base;
  105. priv->id = 1;
  106. priv->audio_pll_clk = 4800000;
  107. priv->samplingrate = 48000;
  108. priv->bitspersample = 16;
  109. priv->channels = 2;
  110. priv->rfs = 256;
  111. priv->bfs = 32;
  112. return rockchip_i2s_init(priv);
  113. }
  114. static const struct i2s_ops rockchip_i2s_ops = {
  115. .tx_data = rockchip_i2s_tx_data,
  116. };
  117. static const struct udevice_id rockchip_i2s_ids[] = {
  118. { .compatible = "rockchip,rk3288-i2s" },
  119. { }
  120. };
  121. U_BOOT_DRIVER(rockchip_i2s) = {
  122. .name = "rockchip_i2s",
  123. .id = UCLASS_I2S,
  124. .of_match = rockchip_i2s_ids,
  125. .probe = rockchip_i2s_probe,
  126. .ops = &rockchip_i2s_ops,
  127. };