123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397 |
- /* SPDX-License-Identifier: BSD-3-Clause */
- /**********************************************************************
- * Copyright (C) 2012-2019 Cadence Design Systems, Inc.
- *
- * THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
- *
- **********************************************************************
- */
- #ifndef REG_LPDDR4_PI_MACROS_H_
- #define REG_LPDDR4_PI_MACROS_H_
- #define LPDDR4__DENALI_PI_0_READ_MASK 0x00000F01U
- #define LPDDR4__DENALI_PI_0_WRITE_MASK 0x00000F01U
- #define LPDDR4__DENALI_PI_0__PI_START_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_0__PI_START_SHIFT 0U
- #define LPDDR4__DENALI_PI_0__PI_START_WIDTH 1U
- #define LPDDR4__DENALI_PI_0__PI_START_WOCLR 0U
- #define LPDDR4__DENALI_PI_0__PI_START_WOSET 0U
- #define LPDDR4__PI_START__REG DENALI_PI_0
- #define LPDDR4__PI_START__FLD LPDDR4__DENALI_PI_0__PI_START
- #define LPDDR4__DENALI_PI_0__PI_DRAM_CLASS_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_0__PI_DRAM_CLASS_SHIFT 8U
- #define LPDDR4__DENALI_PI_0__PI_DRAM_CLASS_WIDTH 4U
- #define LPDDR4__PI_DRAM_CLASS__REG DENALI_PI_0
- #define LPDDR4__PI_DRAM_CLASS__FLD LPDDR4__DENALI_PI_0__PI_DRAM_CLASS
- #define LPDDR4__DENALI_PI_1_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_1_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_1__PI_VERSION_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_1__PI_VERSION_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_1__PI_VERSION_0_WIDTH 32U
- #define LPDDR4__PI_VERSION_0__REG DENALI_PI_1
- #define LPDDR4__PI_VERSION_0__FLD LPDDR4__DENALI_PI_1__PI_VERSION_0
- #define LPDDR4__DENALI_PI_2_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_2_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_2__PI_VERSION_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_2__PI_VERSION_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_2__PI_VERSION_1_WIDTH 32U
- #define LPDDR4__PI_VERSION_1__REG DENALI_PI_2
- #define LPDDR4__PI_VERSION_1__FLD LPDDR4__DENALI_PI_2__PI_VERSION_1
- #define LPDDR4__DENALI_PI_3_READ_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_3_WRITE_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_3__PI_ID_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_3__PI_ID_SHIFT 0U
- #define LPDDR4__DENALI_PI_3__PI_ID_WIDTH 16U
- #define LPDDR4__PI_ID__REG DENALI_PI_3
- #define LPDDR4__PI_ID__FLD LPDDR4__DENALI_PI_3__PI_ID
- #define LPDDR4__DENALI_PI_4_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_4_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_4__DENALI_PI_UNUSED_REG_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_4__DENALI_PI_UNUSED_REG_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_4__DENALI_PI_UNUSED_REG_0_WIDTH 32U
- #define LPDDR4__DENALI_PI_UNUSED_REG_0__REG DENALI_PI_4
- #define LPDDR4__DENALI_PI_UNUSED_REG_0__FLD LPDDR4__DENALI_PI_4__DENALI_PI_UNUSED_REG_0
- #define LPDDR4__DENALI_PI_5_READ_MASK 0x00010101U
- #define LPDDR4__DENALI_PI_5_WRITE_MASK 0x00010101U
- #define LPDDR4__DENALI_PI_5__PI_NORMAL_LVL_SEQ_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_5__PI_NORMAL_LVL_SEQ_SHIFT 0U
- #define LPDDR4__DENALI_PI_5__PI_NORMAL_LVL_SEQ_WIDTH 1U
- #define LPDDR4__DENALI_PI_5__PI_NORMAL_LVL_SEQ_WOCLR 0U
- #define LPDDR4__DENALI_PI_5__PI_NORMAL_LVL_SEQ_WOSET 0U
- #define LPDDR4__PI_NORMAL_LVL_SEQ__REG DENALI_PI_5
- #define LPDDR4__PI_NORMAL_LVL_SEQ__FLD LPDDR4__DENALI_PI_5__PI_NORMAL_LVL_SEQ
- #define LPDDR4__DENALI_PI_5__PI_INIT_LVL_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_5__PI_INIT_LVL_EN_SHIFT 8U
- #define LPDDR4__DENALI_PI_5__PI_INIT_LVL_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_5__PI_INIT_LVL_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_5__PI_INIT_LVL_EN_WOSET 0U
- #define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_5
- #define LPDDR4__PI_INIT_LVL_EN__FLD LPDDR4__DENALI_PI_5__PI_INIT_LVL_EN
- #define LPDDR4__DENALI_PI_5__PI_NOTCARE_PHYUPD_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_5__PI_NOTCARE_PHYUPD_SHIFT 16U
- #define LPDDR4__DENALI_PI_5__PI_NOTCARE_PHYUPD_WIDTH 1U
- #define LPDDR4__DENALI_PI_5__PI_NOTCARE_PHYUPD_WOCLR 0U
- #define LPDDR4__DENALI_PI_5__PI_NOTCARE_PHYUPD_WOSET 0U
- #define LPDDR4__PI_NOTCARE_PHYUPD__REG DENALI_PI_5
- #define LPDDR4__PI_NOTCARE_PHYUPD__FLD LPDDR4__DENALI_PI_5__PI_NOTCARE_PHYUPD
- #define LPDDR4__DENALI_PI_6_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_6_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_6__PI_TCMD_GAP_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_6__PI_TCMD_GAP_SHIFT 0U
- #define LPDDR4__DENALI_PI_6__PI_TCMD_GAP_WIDTH 16U
- #define LPDDR4__PI_TCMD_GAP__REG DENALI_PI_6
- #define LPDDR4__PI_TCMD_GAP__FLD LPDDR4__DENALI_PI_6__PI_TCMD_GAP
- #define LPDDR4__DENALI_PI_6__PI_RESERVED0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_6__PI_RESERVED0_SHIFT 16U
- #define LPDDR4__DENALI_PI_6__PI_RESERVED0_WIDTH 8U
- #define LPDDR4__PI_RESERVED0__REG DENALI_PI_6
- #define LPDDR4__PI_RESERVED0__FLD LPDDR4__DENALI_PI_6__PI_RESERVED0
- #define LPDDR4__DENALI_PI_6__PI_TRAIN_ALL_FREQ_REQ_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_6__PI_TRAIN_ALL_FREQ_REQ_SHIFT 24U
- #define LPDDR4__DENALI_PI_6__PI_TRAIN_ALL_FREQ_REQ_WIDTH 1U
- #define LPDDR4__DENALI_PI_6__PI_TRAIN_ALL_FREQ_REQ_WOCLR 0U
- #define LPDDR4__DENALI_PI_6__PI_TRAIN_ALL_FREQ_REQ_WOSET 0U
- #define LPDDR4__PI_TRAIN_ALL_FREQ_REQ__REG DENALI_PI_6
- #define LPDDR4__PI_TRAIN_ALL_FREQ_REQ__FLD LPDDR4__DENALI_PI_6__PI_TRAIN_ALL_FREQ_REQ
- #define LPDDR4__DENALI_PI_7_READ_MASK 0x01010301U
- #define LPDDR4__DENALI_PI_7_WRITE_MASK 0x01010301U
- #define LPDDR4__DENALI_PI_7__PI_DFI_VERSION_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_7__PI_DFI_VERSION_SHIFT 0U
- #define LPDDR4__DENALI_PI_7__PI_DFI_VERSION_WIDTH 1U
- #define LPDDR4__DENALI_PI_7__PI_DFI_VERSION_WOCLR 0U
- #define LPDDR4__DENALI_PI_7__PI_DFI_VERSION_WOSET 0U
- #define LPDDR4__PI_DFI_VERSION__REG DENALI_PI_7
- #define LPDDR4__PI_DFI_VERSION__FLD LPDDR4__DENALI_PI_7__PI_DFI_VERSION
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_TYPE_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_TYPE_SHIFT 8U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_TYPE_WIDTH 2U
- #define LPDDR4__PI_DFI_PHYMSTR_TYPE__REG DENALI_PI_7
- #define LPDDR4__PI_DFI_PHYMSTR_TYPE__FLD LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_TYPE
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_CS_STATE_R_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_CS_STATE_R_SHIFT 16U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_CS_STATE_R_WIDTH 1U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_CS_STATE_R_WOCLR 0U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_CS_STATE_R_WOSET 0U
- #define LPDDR4__PI_DFI_PHYMSTR_CS_STATE_R__REG DENALI_PI_7
- #define LPDDR4__PI_DFI_PHYMSTR_CS_STATE_R__FLD LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_CS_STATE_R
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_STATE_SEL_R_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_STATE_SEL_R_SHIFT 24U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_STATE_SEL_R_WIDTH 1U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_STATE_SEL_R_WOCLR 0U
- #define LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_STATE_SEL_R_WOSET 0U
- #define LPDDR4__PI_DFI_PHYMSTR_STATE_SEL_R__REG DENALI_PI_7
- #define LPDDR4__PI_DFI_PHYMSTR_STATE_SEL_R__FLD LPDDR4__DENALI_PI_7__PI_DFI_PHYMSTR_STATE_SEL_R
- #define LPDDR4__DENALI_PI_8_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_8_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_8__PI_TDFI_PHYMSTR_MAX_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_8__PI_TDFI_PHYMSTR_MAX_SHIFT 0U
- #define LPDDR4__DENALI_PI_8__PI_TDFI_PHYMSTR_MAX_WIDTH 32U
- #define LPDDR4__PI_TDFI_PHYMSTR_MAX__REG DENALI_PI_8
- #define LPDDR4__PI_TDFI_PHYMSTR_MAX__FLD LPDDR4__DENALI_PI_8__PI_TDFI_PHYMSTR_MAX
- #define LPDDR4__DENALI_PI_9_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_9_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_9__PI_TDFI_PHYMSTR_RESP_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_9__PI_TDFI_PHYMSTR_RESP_SHIFT 0U
- #define LPDDR4__DENALI_PI_9__PI_TDFI_PHYMSTR_RESP_WIDTH 20U
- #define LPDDR4__PI_TDFI_PHYMSTR_RESP__REG DENALI_PI_9
- #define LPDDR4__PI_TDFI_PHYMSTR_RESP__FLD LPDDR4__DENALI_PI_9__PI_TDFI_PHYMSTR_RESP
- #define LPDDR4__DENALI_PI_10_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_10_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_10__PI_TDFI_PHYUPD_RESP_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_10__PI_TDFI_PHYUPD_RESP_SHIFT 0U
- #define LPDDR4__DENALI_PI_10__PI_TDFI_PHYUPD_RESP_WIDTH 20U
- #define LPDDR4__PI_TDFI_PHYUPD_RESP__REG DENALI_PI_10
- #define LPDDR4__PI_TDFI_PHYUPD_RESP__FLD LPDDR4__DENALI_PI_10__PI_TDFI_PHYUPD_RESP
- #define LPDDR4__DENALI_PI_11_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_11_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_11__PI_TDFI_PHYUPD_MAX_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_11__PI_TDFI_PHYUPD_MAX_SHIFT 0U
- #define LPDDR4__DENALI_PI_11__PI_TDFI_PHYUPD_MAX_WIDTH 32U
- #define LPDDR4__PI_TDFI_PHYUPD_MAX__REG DENALI_PI_11
- #define LPDDR4__PI_TDFI_PHYUPD_MAX__FLD LPDDR4__DENALI_PI_11__PI_TDFI_PHYUPD_MAX
- #define LPDDR4__DENALI_PI_12_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_12_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_12__PI_FREQ_MAP_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_12__PI_FREQ_MAP_SHIFT 0U
- #define LPDDR4__DENALI_PI_12__PI_FREQ_MAP_WIDTH 32U
- #define LPDDR4__PI_FREQ_MAP__REG DENALI_PI_12
- #define LPDDR4__PI_FREQ_MAP__FLD LPDDR4__DENALI_PI_12__PI_FREQ_MAP
- #define LPDDR4__DENALI_PI_13_READ_MASK 0x0101011FU
- #define LPDDR4__DENALI_PI_13_WRITE_MASK 0x0101011FU
- #define LPDDR4__DENALI_PI_13__PI_INIT_WORK_FREQ_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_13__PI_INIT_WORK_FREQ_SHIFT 0U
- #define LPDDR4__DENALI_PI_13__PI_INIT_WORK_FREQ_WIDTH 5U
- #define LPDDR4__PI_INIT_WORK_FREQ__REG DENALI_PI_13
- #define LPDDR4__PI_INIT_WORK_FREQ__FLD LPDDR4__DENALI_PI_13__PI_INIT_WORK_FREQ
- #define LPDDR4__DENALI_PI_13__PI_INIT_DFS_CALVL_ONLY_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_13__PI_INIT_DFS_CALVL_ONLY_SHIFT 8U
- #define LPDDR4__DENALI_PI_13__PI_INIT_DFS_CALVL_ONLY_WIDTH 1U
- #define LPDDR4__DENALI_PI_13__PI_INIT_DFS_CALVL_ONLY_WOCLR 0U
- #define LPDDR4__DENALI_PI_13__PI_INIT_DFS_CALVL_ONLY_WOSET 0U
- #define LPDDR4__PI_INIT_DFS_CALVL_ONLY__REG DENALI_PI_13
- #define LPDDR4__PI_INIT_DFS_CALVL_ONLY__FLD LPDDR4__DENALI_PI_13__PI_INIT_DFS_CALVL_ONLY
- #define LPDDR4__DENALI_PI_13__PI_SW_RST_N_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_13__PI_SW_RST_N_SHIFT 16U
- #define LPDDR4__DENALI_PI_13__PI_SW_RST_N_WIDTH 1U
- #define LPDDR4__DENALI_PI_13__PI_SW_RST_N_WOCLR 0U
- #define LPDDR4__DENALI_PI_13__PI_SW_RST_N_WOSET 0U
- #define LPDDR4__PI_SW_RST_N__REG DENALI_PI_13
- #define LPDDR4__PI_SW_RST_N__FLD LPDDR4__DENALI_PI_13__PI_SW_RST_N
- #define LPDDR4__DENALI_PI_13__PI_RESERVED1_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_13__PI_RESERVED1_SHIFT 24U
- #define LPDDR4__DENALI_PI_13__PI_RESERVED1_WIDTH 1U
- #define LPDDR4__DENALI_PI_13__PI_RESERVED1_WOCLR 0U
- #define LPDDR4__DENALI_PI_13__PI_RESERVED1_WOSET 0U
- #define LPDDR4__PI_RESERVED1__REG DENALI_PI_13
- #define LPDDR4__PI_RESERVED1__FLD LPDDR4__DENALI_PI_13__PI_RESERVED1
- #define LPDDR4__DENALI_PI_14_READ_MASK 0x0F011F0FU
- #define LPDDR4__DENALI_PI_14_WRITE_MASK 0x0F011F0FU
- #define LPDDR4__DENALI_PI_14__PI_CS_MAP_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_14__PI_CS_MAP_SHIFT 0U
- #define LPDDR4__DENALI_PI_14__PI_CS_MAP_WIDTH 4U
- #define LPDDR4__PI_CS_MAP__REG DENALI_PI_14
- #define LPDDR4__PI_CS_MAP__FLD LPDDR4__DENALI_PI_14__PI_CS_MAP
- #define LPDDR4__DENALI_PI_14__PI_RANK_NUM_PER_CKE_MASK 0x00001F00U
- #define LPDDR4__DENALI_PI_14__PI_RANK_NUM_PER_CKE_SHIFT 8U
- #define LPDDR4__DENALI_PI_14__PI_RANK_NUM_PER_CKE_WIDTH 5U
- #define LPDDR4__PI_RANK_NUM_PER_CKE__REG DENALI_PI_14
- #define LPDDR4__PI_RANK_NUM_PER_CKE__FLD LPDDR4__DENALI_PI_14__PI_RANK_NUM_PER_CKE
- #define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_SHIFT 16U
- #define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_WOSET 0U
- #define LPDDR4__PI_SRX_LVL_TARGET_CS_EN__REG DENALI_PI_14
- #define LPDDR4__PI_SRX_LVL_TARGET_CS_EN__FLD LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN
- #define LPDDR4__DENALI_PI_14__PI_TMRR_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_14__PI_TMRR_SHIFT 24U
- #define LPDDR4__DENALI_PI_14__PI_TMRR_WIDTH 4U
- #define LPDDR4__PI_TMRR__REG DENALI_PI_14
- #define LPDDR4__PI_TMRR__FLD LPDDR4__DENALI_PI_14__PI_TMRR
- #define LPDDR4__DENALI_PI_15_READ_MASK 0x00010103U
- #define LPDDR4__DENALI_PI_15_WRITE_MASK 0x00010103U
- #define LPDDR4__DENALI_PI_15__PI_PREAMBLE_SUPPORT_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_15__PI_PREAMBLE_SUPPORT_SHIFT 0U
- #define LPDDR4__DENALI_PI_15__PI_PREAMBLE_SUPPORT_WIDTH 2U
- #define LPDDR4__PI_PREAMBLE_SUPPORT__REG DENALI_PI_15
- #define LPDDR4__PI_PREAMBLE_SUPPORT__FLD LPDDR4__DENALI_PI_15__PI_PREAMBLE_SUPPORT
- #define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_SHIFT 8U
- #define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_WIDTH 1U
- #define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_WOCLR 0U
- #define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_WOSET 0U
- #define LPDDR4__PI_MCAREF_FORWARD_ONLY__REG DENALI_PI_15
- #define LPDDR4__PI_MCAREF_FORWARD_ONLY__FLD LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY
- #define LPDDR4__DENALI_PI_15__PI_RESERVED2_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_15__PI_RESERVED2_SHIFT 16U
- #define LPDDR4__DENALI_PI_15__PI_RESERVED2_WIDTH 1U
- #define LPDDR4__DENALI_PI_15__PI_RESERVED2_WOCLR 0U
- #define LPDDR4__DENALI_PI_15__PI_RESERVED2_WOSET 0U
- #define LPDDR4__PI_RESERVED2__REG DENALI_PI_15
- #define LPDDR4__PI_RESERVED2__FLD LPDDR4__DENALI_PI_15__PI_RESERVED2
- #define LPDDR4__DENALI_PI_16_READ_MASK 0x010FFFFFU
- #define LPDDR4__DENALI_PI_16_WRITE_MASK 0x010FFFFFU
- #define LPDDR4__DENALI_PI_16__PI_TREF_INTERVAL_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_16__PI_TREF_INTERVAL_SHIFT 0U
- #define LPDDR4__DENALI_PI_16__PI_TREF_INTERVAL_WIDTH 20U
- #define LPDDR4__PI_TREF_INTERVAL__REG DENALI_PI_16
- #define LPDDR4__PI_TREF_INTERVAL__FLD LPDDR4__DENALI_PI_16__PI_TREF_INTERVAL
- #define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_SHIFT 24U
- #define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_WIDTH 1U
- #define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_WOCLR 0U
- #define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_WOSET 0U
- #define LPDDR4__PI_ON_DFIBUS__REG DENALI_PI_16
- #define LPDDR4__PI_ON_DFIBUS__FLD LPDDR4__DENALI_PI_16__PI_ON_DFIBUS
- #define LPDDR4__DENALI_PI_17_READ_MASK 0x01010001U
- #define LPDDR4__DENALI_PI_17_WRITE_MASK 0x01010001U
- #define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_SHIFT 0U
- #define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_WIDTH 1U
- #define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_WOCLR 0U
- #define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_WOSET 0U
- #define LPDDR4__PI_DATA_RETENTION__REG DENALI_PI_17
- #define LPDDR4__PI_DATA_RETENTION__FLD LPDDR4__DENALI_PI_17__PI_DATA_RETENTION
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_SHIFT 8U
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_WIDTH 1U
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_WOCLR 0U
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_WOSET 0U
- #define LPDDR4__PI_SWLVL_LOAD__REG DENALI_PI_17
- #define LPDDR4__PI_SWLVL_LOAD__FLD LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_SHIFT 16U
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_WIDTH 1U
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_WOCLR 0U
- #define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_WOSET 0U
- #define LPDDR4__PI_SWLVL_OP_DONE__REG DENALI_PI_17
- #define LPDDR4__PI_SWLVL_OP_DONE__FLD LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE
- #define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_WIDTH 1U
- #define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_WOCLR 0U
- #define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_WOSET 0U
- #define LPDDR4__PI_SW_WRLVL_RESP_0__REG DENALI_PI_17
- #define LPDDR4__PI_SW_WRLVL_RESP_0__FLD LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0
- #define LPDDR4__DENALI_PI_18_READ_MASK 0x03010101U
- #define LPDDR4__DENALI_PI_18_WRITE_MASK 0x03010101U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_WIDTH 1U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_WOCLR 0U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_WOSET 0U
- #define LPDDR4__PI_SW_WRLVL_RESP_1__REG DENALI_PI_18
- #define LPDDR4__PI_SW_WRLVL_RESP_1__FLD LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_2_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_2_WIDTH 1U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_2_WOCLR 0U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_2_WOSET 0U
- #define LPDDR4__PI_SW_WRLVL_RESP_2__REG DENALI_PI_18
- #define LPDDR4__PI_SW_WRLVL_RESP_2__FLD LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_2
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_3_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_3_WIDTH 1U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_3_WOCLR 0U
- #define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_3_WOSET 0U
- #define LPDDR4__PI_SW_WRLVL_RESP_3__REG DENALI_PI_18
- #define LPDDR4__PI_SW_WRLVL_RESP_3__FLD LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_3
- #define LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_0_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_0_WIDTH 2U
- #define LPDDR4__PI_SW_RDLVL_RESP_0__REG DENALI_PI_18
- #define LPDDR4__PI_SW_RDLVL_RESP_0__FLD LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_0
- #define LPDDR4__DENALI_PI_19_READ_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_19_WRITE_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_1_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_1_WIDTH 2U
- #define LPDDR4__PI_SW_RDLVL_RESP_1__REG DENALI_PI_19
- #define LPDDR4__PI_SW_RDLVL_RESP_1__FLD LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_1
- #define LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_2_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_2_WIDTH 2U
- #define LPDDR4__PI_SW_RDLVL_RESP_2__REG DENALI_PI_19
- #define LPDDR4__PI_SW_RDLVL_RESP_2__FLD LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_2
- #define LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_3_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_3_WIDTH 2U
- #define LPDDR4__PI_SW_RDLVL_RESP_3__REG DENALI_PI_19
- #define LPDDR4__PI_SW_RDLVL_RESP_3__FLD LPDDR4__DENALI_PI_19__PI_SW_RDLVL_RESP_3
- #define LPDDR4__DENALI_PI_19__PI_SW_CALVL_RESP_0_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_19__PI_SW_CALVL_RESP_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_19__PI_SW_CALVL_RESP_0_WIDTH 2U
- #define LPDDR4__PI_SW_CALVL_RESP_0__REG DENALI_PI_19
- #define LPDDR4__PI_SW_CALVL_RESP_0__FLD LPDDR4__DENALI_PI_19__PI_SW_CALVL_RESP_0
- #define LPDDR4__DENALI_PI_20_READ_MASK 0x00000007U
- #define LPDDR4__DENALI_PI_20_WRITE_MASK 0x00000007U
- #define LPDDR4__DENALI_PI_20__PI_SW_LEVELING_MODE_MASK 0x00000007U
- #define LPDDR4__DENALI_PI_20__PI_SW_LEVELING_MODE_SHIFT 0U
- #define LPDDR4__DENALI_PI_20__PI_SW_LEVELING_MODE_WIDTH 3U
- #define LPDDR4__PI_SW_LEVELING_MODE__REG DENALI_PI_20
- #define LPDDR4__PI_SW_LEVELING_MODE__FLD LPDDR4__DENALI_PI_20__PI_SW_LEVELING_MODE
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_START_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_START_SHIFT 8U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_START_WIDTH 1U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_START_WOCLR 0U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_START_WOSET 0U
- #define LPDDR4__PI_SWLVL_START__REG DENALI_PI_20
- #define LPDDR4__PI_SWLVL_START__FLD LPDDR4__DENALI_PI_20__PI_SWLVL_START
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_EXIT_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_EXIT_SHIFT 16U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_EXIT_WOSET 0U
- #define LPDDR4__PI_SWLVL_EXIT__REG DENALI_PI_20
- #define LPDDR4__PI_SWLVL_EXIT__FLD LPDDR4__DENALI_PI_20__PI_SWLVL_EXIT
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_0_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_0_WIDTH 1U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_0_WOCLR 0U
- #define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_0_WOSET 0U
- #define LPDDR4__PI_SWLVL_WR_SLICE_0__REG DENALI_PI_20
- #define LPDDR4__PI_SWLVL_WR_SLICE_0__FLD LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_0
- #define LPDDR4__DENALI_PI_21_READ_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_21_WRITE_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_0_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_0_WIDTH 1U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_0_WOCLR 0U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_0_WOSET 0U
- #define LPDDR4__PI_SWLVL_RD_SLICE_0__REG DENALI_PI_21
- #define LPDDR4__PI_SWLVL_RD_SLICE_0__FLD LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_0
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_0_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_0_WIDTH 1U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_0_WOCLR 0U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_0_WOSET 0U
- #define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_0__REG DENALI_PI_21
- #define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_0__FLD LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_0
- #define LPDDR4__DENALI_PI_21__PI_SW_WDQLVL_RESP_0_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_21__PI_SW_WDQLVL_RESP_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_21__PI_SW_WDQLVL_RESP_0_WIDTH 2U
- #define LPDDR4__PI_SW_WDQLVL_RESP_0__REG DENALI_PI_21
- #define LPDDR4__PI_SW_WDQLVL_RESP_0__FLD LPDDR4__DENALI_PI_21__PI_SW_WDQLVL_RESP_0
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_WR_SLICE_1_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_WR_SLICE_1_SHIFT 24U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_WR_SLICE_1_WIDTH 1U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_WR_SLICE_1_WOCLR 0U
- #define LPDDR4__DENALI_PI_21__PI_SWLVL_WR_SLICE_1_WOSET 0U
- #define LPDDR4__PI_SWLVL_WR_SLICE_1__REG DENALI_PI_21
- #define LPDDR4__PI_SWLVL_WR_SLICE_1__FLD LPDDR4__DENALI_PI_21__PI_SWLVL_WR_SLICE_1
- #define LPDDR4__DENALI_PI_22_READ_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_22_WRITE_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_RD_SLICE_1_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_RD_SLICE_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_RD_SLICE_1_WIDTH 1U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_RD_SLICE_1_WOCLR 0U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_RD_SLICE_1_WOSET 0U
- #define LPDDR4__PI_SWLVL_RD_SLICE_1__REG DENALI_PI_22
- #define LPDDR4__PI_SWLVL_RD_SLICE_1__FLD LPDDR4__DENALI_PI_22__PI_SWLVL_RD_SLICE_1
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_VREF_UPDATE_SLICE_1_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_VREF_UPDATE_SLICE_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_VREF_UPDATE_SLICE_1_WIDTH 1U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_VREF_UPDATE_SLICE_1_WOCLR 0U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_VREF_UPDATE_SLICE_1_WOSET 0U
- #define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_1__REG DENALI_PI_22
- #define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_1__FLD LPDDR4__DENALI_PI_22__PI_SWLVL_VREF_UPDATE_SLICE_1
- #define LPDDR4__DENALI_PI_22__PI_SW_WDQLVL_RESP_1_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_22__PI_SW_WDQLVL_RESP_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_22__PI_SW_WDQLVL_RESP_1_WIDTH 2U
- #define LPDDR4__PI_SW_WDQLVL_RESP_1__REG DENALI_PI_22
- #define LPDDR4__PI_SW_WDQLVL_RESP_1__FLD LPDDR4__DENALI_PI_22__PI_SW_WDQLVL_RESP_1
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_WR_SLICE_2_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_WR_SLICE_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_WR_SLICE_2_WIDTH 1U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_WR_SLICE_2_WOCLR 0U
- #define LPDDR4__DENALI_PI_22__PI_SWLVL_WR_SLICE_2_WOSET 0U
- #define LPDDR4__PI_SWLVL_WR_SLICE_2__REG DENALI_PI_22
- #define LPDDR4__PI_SWLVL_WR_SLICE_2__FLD LPDDR4__DENALI_PI_22__PI_SWLVL_WR_SLICE_2
- #define LPDDR4__DENALI_PI_23_READ_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_23_WRITE_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_RD_SLICE_2_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_RD_SLICE_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_RD_SLICE_2_WIDTH 1U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_RD_SLICE_2_WOCLR 0U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_RD_SLICE_2_WOSET 0U
- #define LPDDR4__PI_SWLVL_RD_SLICE_2__REG DENALI_PI_23
- #define LPDDR4__PI_SWLVL_RD_SLICE_2__FLD LPDDR4__DENALI_PI_23__PI_SWLVL_RD_SLICE_2
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_VREF_UPDATE_SLICE_2_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_VREF_UPDATE_SLICE_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_VREF_UPDATE_SLICE_2_WIDTH 1U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_VREF_UPDATE_SLICE_2_WOCLR 0U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_VREF_UPDATE_SLICE_2_WOSET 0U
- #define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_2__REG DENALI_PI_23
- #define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_2__FLD LPDDR4__DENALI_PI_23__PI_SWLVL_VREF_UPDATE_SLICE_2
- #define LPDDR4__DENALI_PI_23__PI_SW_WDQLVL_RESP_2_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_23__PI_SW_WDQLVL_RESP_2_SHIFT 16U
- #define LPDDR4__DENALI_PI_23__PI_SW_WDQLVL_RESP_2_WIDTH 2U
- #define LPDDR4__PI_SW_WDQLVL_RESP_2__REG DENALI_PI_23
- #define LPDDR4__PI_SW_WDQLVL_RESP_2__FLD LPDDR4__DENALI_PI_23__PI_SW_WDQLVL_RESP_2
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_WR_SLICE_3_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_WR_SLICE_3_SHIFT 24U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_WR_SLICE_3_WIDTH 1U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_WR_SLICE_3_WOCLR 0U
- #define LPDDR4__DENALI_PI_23__PI_SWLVL_WR_SLICE_3_WOSET 0U
- #define LPDDR4__PI_SWLVL_WR_SLICE_3__REG DENALI_PI_23
- #define LPDDR4__PI_SWLVL_WR_SLICE_3__FLD LPDDR4__DENALI_PI_23__PI_SWLVL_WR_SLICE_3
- #define LPDDR4__DENALI_PI_24_READ_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_24_WRITE_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_RD_SLICE_3_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_RD_SLICE_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_RD_SLICE_3_WIDTH 1U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_RD_SLICE_3_WOCLR 0U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_RD_SLICE_3_WOSET 0U
- #define LPDDR4__PI_SWLVL_RD_SLICE_3__REG DENALI_PI_24
- #define LPDDR4__PI_SWLVL_RD_SLICE_3__FLD LPDDR4__DENALI_PI_24__PI_SWLVL_RD_SLICE_3
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_VREF_UPDATE_SLICE_3_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_VREF_UPDATE_SLICE_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_VREF_UPDATE_SLICE_3_WIDTH 1U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_VREF_UPDATE_SLICE_3_WOCLR 0U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_VREF_UPDATE_SLICE_3_WOSET 0U
- #define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_3__REG DENALI_PI_24
- #define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_3__FLD LPDDR4__DENALI_PI_24__PI_SWLVL_VREF_UPDATE_SLICE_3
- #define LPDDR4__DENALI_PI_24__PI_SW_WDQLVL_RESP_3_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_24__PI_SW_WDQLVL_RESP_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_24__PI_SW_WDQLVL_RESP_3_WIDTH 2U
- #define LPDDR4__PI_SW_WDQLVL_RESP_3__REG DENALI_PI_24
- #define LPDDR4__PI_SW_WDQLVL_RESP_3__FLD LPDDR4__DENALI_PI_24__PI_SW_WDQLVL_RESP_3
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_SM2_START_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_SM2_START_SHIFT 24U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_SM2_START_WIDTH 1U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_SM2_START_WOCLR 0U
- #define LPDDR4__DENALI_PI_24__PI_SWLVL_SM2_START_WOSET 0U
- #define LPDDR4__PI_SWLVL_SM2_START__REG DENALI_PI_24
- #define LPDDR4__PI_SWLVL_SM2_START__FLD LPDDR4__DENALI_PI_24__PI_SWLVL_SM2_START
- #define LPDDR4__DENALI_PI_25_READ_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_25_WRITE_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_WR_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_WR_SHIFT 0U
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_WR_WIDTH 1U
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_WR_WOCLR 0U
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_WR_WOSET 0U
- #define LPDDR4__PI_SWLVL_SM2_WR__REG DENALI_PI_25
- #define LPDDR4__PI_SWLVL_SM2_WR__FLD LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_WR
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_RD_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_RD_SHIFT 8U
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_RD_WIDTH 1U
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_RD_WOCLR 0U
- #define LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_RD_WOSET 0U
- #define LPDDR4__PI_SWLVL_SM2_RD__REG DENALI_PI_25
- #define LPDDR4__PI_SWLVL_SM2_RD__FLD LPDDR4__DENALI_PI_25__PI_SWLVL_SM2_RD
- #define LPDDR4__DENALI_PI_25__PI_SEQUENTIAL_LVL_REQ_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_25__PI_SEQUENTIAL_LVL_REQ_SHIFT 16U
- #define LPDDR4__DENALI_PI_25__PI_SEQUENTIAL_LVL_REQ_WIDTH 1U
- #define LPDDR4__DENALI_PI_25__PI_SEQUENTIAL_LVL_REQ_WOCLR 0U
- #define LPDDR4__DENALI_PI_25__PI_SEQUENTIAL_LVL_REQ_WOSET 0U
- #define LPDDR4__PI_SEQUENTIAL_LVL_REQ__REG DENALI_PI_25
- #define LPDDR4__PI_SEQUENTIAL_LVL_REQ__FLD LPDDR4__DENALI_PI_25__PI_SEQUENTIAL_LVL_REQ
- #define LPDDR4__DENALI_PI_25__PI_DFS_PERIOD_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_25__PI_DFS_PERIOD_EN_SHIFT 24U
- #define LPDDR4__DENALI_PI_25__PI_DFS_PERIOD_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_25__PI_DFS_PERIOD_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_25__PI_DFS_PERIOD_EN_WOSET 0U
- #define LPDDR4__PI_DFS_PERIOD_EN__REG DENALI_PI_25
- #define LPDDR4__PI_DFS_PERIOD_EN__FLD LPDDR4__DENALI_PI_25__PI_DFS_PERIOD_EN
- #define LPDDR4__DENALI_PI_26_READ_MASK 0x00010101U
- #define LPDDR4__DENALI_PI_26_WRITE_MASK 0x00010101U
- #define LPDDR4__DENALI_PI_26__PI_SRE_PERIOD_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_26__PI_SRE_PERIOD_EN_SHIFT 0U
- #define LPDDR4__DENALI_PI_26__PI_SRE_PERIOD_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_26__PI_SRE_PERIOD_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_26__PI_SRE_PERIOD_EN_WOSET 0U
- #define LPDDR4__PI_SRE_PERIOD_EN__REG DENALI_PI_26
- #define LPDDR4__PI_SRE_PERIOD_EN__FLD LPDDR4__DENALI_PI_26__PI_SRE_PERIOD_EN
- #define LPDDR4__DENALI_PI_26__PI_DFI40_POLARITY_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_26__PI_DFI40_POLARITY_SHIFT 8U
- #define LPDDR4__DENALI_PI_26__PI_DFI40_POLARITY_WIDTH 1U
- #define LPDDR4__DENALI_PI_26__PI_DFI40_POLARITY_WOCLR 0U
- #define LPDDR4__DENALI_PI_26__PI_DFI40_POLARITY_WOSET 0U
- #define LPDDR4__PI_DFI40_POLARITY__REG DENALI_PI_26
- #define LPDDR4__PI_DFI40_POLARITY__FLD LPDDR4__DENALI_PI_26__PI_DFI40_POLARITY
- #define LPDDR4__DENALI_PI_26__PI_16BIT_DRAM_CONNECT_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_26__PI_16BIT_DRAM_CONNECT_SHIFT 16U
- #define LPDDR4__DENALI_PI_26__PI_16BIT_DRAM_CONNECT_WIDTH 1U
- #define LPDDR4__DENALI_PI_26__PI_16BIT_DRAM_CONNECT_WOCLR 0U
- #define LPDDR4__DENALI_PI_26__PI_16BIT_DRAM_CONNECT_WOSET 0U
- #define LPDDR4__PI_16BIT_DRAM_CONNECT__REG DENALI_PI_26
- #define LPDDR4__PI_16BIT_DRAM_CONNECT__FLD LPDDR4__DENALI_PI_26__PI_16BIT_DRAM_CONNECT
- #define LPDDR4__DENALI_PI_26__PI_WRLVL_REQ_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_26__PI_WRLVL_REQ_SHIFT 24U
- #define LPDDR4__DENALI_PI_26__PI_WRLVL_REQ_WIDTH 1U
- #define LPDDR4__DENALI_PI_26__PI_WRLVL_REQ_WOCLR 0U
- #define LPDDR4__DENALI_PI_26__PI_WRLVL_REQ_WOSET 0U
- #define LPDDR4__PI_WRLVL_REQ__REG DENALI_PI_26
- #define LPDDR4__PI_WRLVL_REQ__FLD LPDDR4__DENALI_PI_26__PI_WRLVL_REQ
- #define LPDDR4__DENALI_PI_27_READ_MASK 0x003F3F03U
- #define LPDDR4__DENALI_PI_27_WRITE_MASK 0x003F3F03U
- #define LPDDR4__DENALI_PI_27__PI_WRLVL_CS_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_27__PI_WRLVL_CS_SHIFT 0U
- #define LPDDR4__DENALI_PI_27__PI_WRLVL_CS_WIDTH 2U
- #define LPDDR4__PI_WRLVL_CS__REG DENALI_PI_27
- #define LPDDR4__PI_WRLVL_CS__FLD LPDDR4__DENALI_PI_27__PI_WRLVL_CS
- #define LPDDR4__DENALI_PI_27__PI_WLDQSEN_MASK 0x00003F00U
- #define LPDDR4__DENALI_PI_27__PI_WLDQSEN_SHIFT 8U
- #define LPDDR4__DENALI_PI_27__PI_WLDQSEN_WIDTH 6U
- #define LPDDR4__PI_WLDQSEN__REG DENALI_PI_27
- #define LPDDR4__PI_WLDQSEN__FLD LPDDR4__DENALI_PI_27__PI_WLDQSEN
- #define LPDDR4__DENALI_PI_27__PI_WLMRD_MASK 0x003F0000U
- #define LPDDR4__DENALI_PI_27__PI_WLMRD_SHIFT 16U
- #define LPDDR4__DENALI_PI_27__PI_WLMRD_WIDTH 6U
- #define LPDDR4__PI_WLMRD__REG DENALI_PI_27
- #define LPDDR4__PI_WLMRD__FLD LPDDR4__DENALI_PI_27__PI_WLMRD
- #define LPDDR4__DENALI_PI_28_READ_MASK 0x0101FFFFU
- #define LPDDR4__DENALI_PI_28_WRITE_MASK 0x0101FFFFU
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_INTERVAL_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_INTERVAL_SHIFT 0U
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_INTERVAL_WIDTH 16U
- #define LPDDR4__PI_WRLVL_INTERVAL__REG DENALI_PI_28
- #define LPDDR4__PI_WRLVL_INTERVAL__FLD LPDDR4__DENALI_PI_28__PI_WRLVL_INTERVAL
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_PERIODIC_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_PERIODIC_SHIFT 16U
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_PERIODIC_WIDTH 1U
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_PERIODIC_WOCLR 0U
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_PERIODIC_WOSET 0U
- #define LPDDR4__PI_WRLVL_PERIODIC__REG DENALI_PI_28
- #define LPDDR4__PI_WRLVL_PERIODIC__FLD LPDDR4__DENALI_PI_28__PI_WRLVL_PERIODIC
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_ON_SREF_EXIT_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_ON_SREF_EXIT_SHIFT 24U
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_ON_SREF_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_ON_SREF_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_28__PI_WRLVL_ON_SREF_EXIT_WOSET 0U
- #define LPDDR4__PI_WRLVL_ON_SREF_EXIT__REG DENALI_PI_28
- #define LPDDR4__PI_WRLVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_28__PI_WRLVL_ON_SREF_EXIT
- #define LPDDR4__DENALI_PI_29_READ_MASK 0x0F010F01U
- #define LPDDR4__DENALI_PI_29_WRITE_MASK 0x0F010F01U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_DISABLE_DFS_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_DISABLE_DFS_SHIFT 0U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_DISABLE_DFS_WIDTH 1U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_DISABLE_DFS_WOCLR 0U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_DISABLE_DFS_WOSET 0U
- #define LPDDR4__PI_WRLVL_DISABLE_DFS__REG DENALI_PI_29
- #define LPDDR4__PI_WRLVL_DISABLE_DFS__FLD LPDDR4__DENALI_PI_29__PI_WRLVL_DISABLE_DFS
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_RESP_MASK_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_RESP_MASK_SHIFT 8U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_RESP_MASK_WIDTH 4U
- #define LPDDR4__PI_WRLVL_RESP_MASK__REG DENALI_PI_29
- #define LPDDR4__PI_WRLVL_RESP_MASK__FLD LPDDR4__DENALI_PI_29__PI_WRLVL_RESP_MASK
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_ROTATE_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_ROTATE_SHIFT 16U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_ROTATE_WOSET 0U
- #define LPDDR4__PI_WRLVL_ROTATE__REG DENALI_PI_29
- #define LPDDR4__PI_WRLVL_ROTATE__FLD LPDDR4__DENALI_PI_29__PI_WRLVL_ROTATE
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_CS_MAP_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_CS_MAP_SHIFT 24U
- #define LPDDR4__DENALI_PI_29__PI_WRLVL_CS_MAP_WIDTH 4U
- #define LPDDR4__PI_WRLVL_CS_MAP__REG DENALI_PI_29
- #define LPDDR4__PI_WRLVL_CS_MAP__FLD LPDDR4__DENALI_PI_29__PI_WRLVL_CS_MAP
- #define LPDDR4__DENALI_PI_30_READ_MASK 0x0000FF01U
- #define LPDDR4__DENALI_PI_30_WRITE_MASK 0x0000FF01U
- #define LPDDR4__DENALI_PI_30__PI_WRLVL_ERROR_STATUS_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_30__PI_WRLVL_ERROR_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_PI_30__PI_WRLVL_ERROR_STATUS_WIDTH 1U
- #define LPDDR4__DENALI_PI_30__PI_WRLVL_ERROR_STATUS_WOCLR 0U
- #define LPDDR4__DENALI_PI_30__PI_WRLVL_ERROR_STATUS_WOSET 0U
- #define LPDDR4__PI_WRLVL_ERROR_STATUS__REG DENALI_PI_30
- #define LPDDR4__PI_WRLVL_ERROR_STATUS__FLD LPDDR4__DENALI_PI_30__PI_WRLVL_ERROR_STATUS
- #define LPDDR4__DENALI_PI_30__PI_TDFI_WRLVL_EN_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_30__PI_TDFI_WRLVL_EN_SHIFT 8U
- #define LPDDR4__DENALI_PI_30__PI_TDFI_WRLVL_EN_WIDTH 8U
- #define LPDDR4__PI_TDFI_WRLVL_EN__REG DENALI_PI_30
- #define LPDDR4__PI_TDFI_WRLVL_EN__FLD LPDDR4__DENALI_PI_30__PI_TDFI_WRLVL_EN
- #define LPDDR4__DENALI_PI_31_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_31_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_31__PI_TDFI_WRLVL_RESP_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_31__PI_TDFI_WRLVL_RESP_SHIFT 0U
- #define LPDDR4__DENALI_PI_31__PI_TDFI_WRLVL_RESP_WIDTH 32U
- #define LPDDR4__PI_TDFI_WRLVL_RESP__REG DENALI_PI_31
- #define LPDDR4__PI_TDFI_WRLVL_RESP__FLD LPDDR4__DENALI_PI_31__PI_TDFI_WRLVL_RESP
- #define LPDDR4__DENALI_PI_32_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_32_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_32__PI_TDFI_WRLVL_MAX_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_32__PI_TDFI_WRLVL_MAX_SHIFT 0U
- #define LPDDR4__DENALI_PI_32__PI_TDFI_WRLVL_MAX_WIDTH 32U
- #define LPDDR4__PI_TDFI_WRLVL_MAX__REG DENALI_PI_32
- #define LPDDR4__PI_TDFI_WRLVL_MAX__FLD LPDDR4__DENALI_PI_32__PI_TDFI_WRLVL_MAX
- #define LPDDR4__DENALI_PI_33_READ_MASK 0x0F0F0F1FU
- #define LPDDR4__DENALI_PI_33_WRITE_MASK 0x0F0F0F1FU
- #define LPDDR4__DENALI_PI_33__PI_WRLVL_STROBE_NUM_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_33__PI_WRLVL_STROBE_NUM_SHIFT 0U
- #define LPDDR4__DENALI_PI_33__PI_WRLVL_STROBE_NUM_WIDTH 5U
- #define LPDDR4__PI_WRLVL_STROBE_NUM__REG DENALI_PI_33
- #define LPDDR4__PI_WRLVL_STROBE_NUM__FLD LPDDR4__DENALI_PI_33__PI_WRLVL_STROBE_NUM
- #define LPDDR4__DENALI_PI_33__PI_TODTH_WR_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_33__PI_TODTH_WR_SHIFT 8U
- #define LPDDR4__DENALI_PI_33__PI_TODTH_WR_WIDTH 4U
- #define LPDDR4__PI_TODTH_WR__REG DENALI_PI_33
- #define LPDDR4__PI_TODTH_WR__FLD LPDDR4__DENALI_PI_33__PI_TODTH_WR
- #define LPDDR4__DENALI_PI_33__PI_TODTH_RD_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_33__PI_TODTH_RD_SHIFT 16U
- #define LPDDR4__DENALI_PI_33__PI_TODTH_RD_WIDTH 4U
- #define LPDDR4__PI_TODTH_RD__REG DENALI_PI_33
- #define LPDDR4__PI_TODTH_RD__FLD LPDDR4__DENALI_PI_33__PI_TODTH_RD
- #define LPDDR4__DENALI_PI_33__PI_ODT_VALUE_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_33__PI_ODT_VALUE_SHIFT 24U
- #define LPDDR4__DENALI_PI_33__PI_ODT_VALUE_WIDTH 4U
- #define LPDDR4__PI_ODT_VALUE__REG DENALI_PI_33
- #define LPDDR4__PI_ODT_VALUE__FLD LPDDR4__DENALI_PI_33__PI_ODT_VALUE
- #define LPDDR4__DENALI_PI_34_READ_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_34_WRITE_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_REQ_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_REQ_SHIFT 0U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_REQ_WIDTH 1U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_REQ_WOCLR 0U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_REQ_WOSET 0U
- #define LPDDR4__PI_RDLVL_REQ__REG DENALI_PI_34
- #define LPDDR4__PI_RDLVL_REQ__FLD LPDDR4__DENALI_PI_34__PI_RDLVL_REQ
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_GATE_REQ_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_GATE_REQ_SHIFT 8U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_GATE_REQ_WIDTH 1U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_GATE_REQ_WOCLR 0U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_GATE_REQ_WOSET 0U
- #define LPDDR4__PI_RDLVL_GATE_REQ__REG DENALI_PI_34
- #define LPDDR4__PI_RDLVL_GATE_REQ__FLD LPDDR4__DENALI_PI_34__PI_RDLVL_GATE_REQ
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_SHIFT 16U
- #define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_WIDTH 2U
- #define LPDDR4__PI_RDLVL_CS__REG DENALI_PI_34
- #define LPDDR4__PI_RDLVL_CS__FLD LPDDR4__DENALI_PI_34__PI_RDLVL_CS
- #define LPDDR4__DENALI_PI_35_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_35_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_35__PI_RDLVL_PAT_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_35__PI_RDLVL_PAT_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_35__PI_RDLVL_PAT_0_WIDTH 32U
- #define LPDDR4__PI_RDLVL_PAT_0__REG DENALI_PI_35
- #define LPDDR4__PI_RDLVL_PAT_0__FLD LPDDR4__DENALI_PI_35__PI_RDLVL_PAT_0
- #define LPDDR4__DENALI_PI_36_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_36_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_36__PI_RDLVL_PAT_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_36__PI_RDLVL_PAT_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_36__PI_RDLVL_PAT_1_WIDTH 32U
- #define LPDDR4__PI_RDLVL_PAT_1__REG DENALI_PI_36
- #define LPDDR4__PI_RDLVL_PAT_1__FLD LPDDR4__DENALI_PI_36__PI_RDLVL_PAT_1
- #define LPDDR4__DENALI_PI_37_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_37_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_37__PI_RDLVL_PAT_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_37__PI_RDLVL_PAT_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_37__PI_RDLVL_PAT_2_WIDTH 32U
- #define LPDDR4__PI_RDLVL_PAT_2__REG DENALI_PI_37
- #define LPDDR4__PI_RDLVL_PAT_2__FLD LPDDR4__DENALI_PI_37__PI_RDLVL_PAT_2
- #define LPDDR4__DENALI_PI_38_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_38_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_38__PI_RDLVL_PAT_3_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_38__PI_RDLVL_PAT_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_38__PI_RDLVL_PAT_3_WIDTH 32U
- #define LPDDR4__PI_RDLVL_PAT_3__REG DENALI_PI_38
- #define LPDDR4__PI_RDLVL_PAT_3__FLD LPDDR4__DENALI_PI_38__PI_RDLVL_PAT_3
- #define LPDDR4__DENALI_PI_39_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_39_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_39__PI_RDLVL_PAT_4_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_39__PI_RDLVL_PAT_4_SHIFT 0U
- #define LPDDR4__DENALI_PI_39__PI_RDLVL_PAT_4_WIDTH 32U
- #define LPDDR4__PI_RDLVL_PAT_4__REG DENALI_PI_39
- #define LPDDR4__PI_RDLVL_PAT_4__FLD LPDDR4__DENALI_PI_39__PI_RDLVL_PAT_4
- #define LPDDR4__DENALI_PI_40_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_40_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_40__PI_RDLVL_PAT_5_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_40__PI_RDLVL_PAT_5_SHIFT 0U
- #define LPDDR4__DENALI_PI_40__PI_RDLVL_PAT_5_WIDTH 32U
- #define LPDDR4__PI_RDLVL_PAT_5__REG DENALI_PI_40
- #define LPDDR4__PI_RDLVL_PAT_5__FLD LPDDR4__DENALI_PI_40__PI_RDLVL_PAT_5
- #define LPDDR4__DENALI_PI_41_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_41_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_41__PI_RDLVL_PAT_6_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_41__PI_RDLVL_PAT_6_SHIFT 0U
- #define LPDDR4__DENALI_PI_41__PI_RDLVL_PAT_6_WIDTH 32U
- #define LPDDR4__PI_RDLVL_PAT_6__REG DENALI_PI_41
- #define LPDDR4__PI_RDLVL_PAT_6__FLD LPDDR4__DENALI_PI_41__PI_RDLVL_PAT_6
- #define LPDDR4__DENALI_PI_42_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_42_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_42__PI_RDLVL_PAT_7_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_42__PI_RDLVL_PAT_7_SHIFT 0U
- #define LPDDR4__DENALI_PI_42__PI_RDLVL_PAT_7_WIDTH 32U
- #define LPDDR4__PI_RDLVL_PAT_7__REG DENALI_PI_42
- #define LPDDR4__PI_RDLVL_PAT_7__FLD LPDDR4__DENALI_PI_42__PI_RDLVL_PAT_7
- #define LPDDR4__DENALI_PI_43_READ_MASK 0x0101010FU
- #define LPDDR4__DENALI_PI_43_WRITE_MASK 0x0101010FU
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_SEQ_EN_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_SEQ_EN_SHIFT 0U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_SEQ_EN_WIDTH 4U
- #define LPDDR4__PI_RDLVL_SEQ_EN__REG DENALI_PI_43
- #define LPDDR4__PI_RDLVL_SEQ_EN__FLD LPDDR4__DENALI_PI_43__PI_RDLVL_SEQ_EN
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_PERIODIC_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_PERIODIC_SHIFT 8U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_PERIODIC_WIDTH 1U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_PERIODIC_WOCLR 0U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_PERIODIC_WOSET 0U
- #define LPDDR4__PI_RDLVL_PERIODIC__REG DENALI_PI_43
- #define LPDDR4__PI_RDLVL_PERIODIC__FLD LPDDR4__DENALI_PI_43__PI_RDLVL_PERIODIC
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_SHIFT 16U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_WOSET 0U
- #define LPDDR4__PI_RDLVL_ON_SREF_EXIT__REG DENALI_PI_43
- #define LPDDR4__PI_RDLVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_SHIFT 24U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_WIDTH 1U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_WOCLR 0U
- #define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_WOSET 0U
- #define LPDDR4__PI_RDLVL_DISABLE_DFS__REG DENALI_PI_43
- #define LPDDR4__PI_RDLVL_DISABLE_DFS__FLD LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS
- #define LPDDR4__DENALI_PI_44_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_44_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_PERIODIC_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_PERIODIC_SHIFT 0U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_PERIODIC_WIDTH 1U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_PERIODIC_WOCLR 0U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_PERIODIC_WOSET 0U
- #define LPDDR4__PI_RDLVL_GATE_PERIODIC__REG DENALI_PI_44
- #define LPDDR4__PI_RDLVL_GATE_PERIODIC__FLD LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_PERIODIC
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_SREF_EXIT_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_SREF_EXIT_SHIFT 8U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_SREF_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_SREF_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_SREF_EXIT_WOSET 0U
- #define LPDDR4__PI_RDLVL_GATE_ON_SREF_EXIT__REG DENALI_PI_44
- #define LPDDR4__PI_RDLVL_GATE_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_SREF_EXIT
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_SHIFT 16U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_WIDTH 1U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_WOCLR 0U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_WOSET 0U
- #define LPDDR4__PI_RDLVL_GATE_DISABLE_DFS__REG DENALI_PI_44
- #define LPDDR4__PI_RDLVL_GATE_DISABLE_DFS__FLD LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_SHIFT 24U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_WOSET 0U
- #define LPDDR4__PI_RDLVL_ROTATE__REG DENALI_PI_44
- #define LPDDR4__PI_RDLVL_ROTATE__FLD LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE
- #define LPDDR4__DENALI_PI_45_READ_MASK 0x000F0F01U
- #define LPDDR4__DENALI_PI_45_WRITE_MASK 0x000F0F01U
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_SHIFT 0U
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_WOSET 0U
- #define LPDDR4__PI_RDLVL_GATE_ROTATE__REG DENALI_PI_45
- #define LPDDR4__PI_RDLVL_GATE_ROTATE__FLD LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_CS_MAP_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_CS_MAP_SHIFT 8U
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_CS_MAP_WIDTH 4U
- #define LPDDR4__PI_RDLVL_CS_MAP__REG DENALI_PI_45
- #define LPDDR4__PI_RDLVL_CS_MAP__FLD LPDDR4__DENALI_PI_45__PI_RDLVL_CS_MAP
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_CS_MAP_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_CS_MAP_SHIFT 16U
- #define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_CS_MAP_WIDTH 4U
- #define LPDDR4__PI_RDLVL_GATE_CS_MAP__REG DENALI_PI_45
- #define LPDDR4__PI_RDLVL_GATE_CS_MAP__FLD LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_CS_MAP
- #define LPDDR4__DENALI_PI_46_READ_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_46_WRITE_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_46__PI_TDFI_RDLVL_RR_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_46__PI_TDFI_RDLVL_RR_SHIFT 0U
- #define LPDDR4__DENALI_PI_46__PI_TDFI_RDLVL_RR_WIDTH 10U
- #define LPDDR4__PI_TDFI_RDLVL_RR__REG DENALI_PI_46
- #define LPDDR4__PI_TDFI_RDLVL_RR__FLD LPDDR4__DENALI_PI_46__PI_TDFI_RDLVL_RR
- #define LPDDR4__DENALI_PI_47_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_47_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_47__PI_TDFI_RDLVL_RESP_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_47__PI_TDFI_RDLVL_RESP_SHIFT 0U
- #define LPDDR4__DENALI_PI_47__PI_TDFI_RDLVL_RESP_WIDTH 32U
- #define LPDDR4__PI_TDFI_RDLVL_RESP__REG DENALI_PI_47
- #define LPDDR4__PI_TDFI_RDLVL_RESP__FLD LPDDR4__DENALI_PI_47__PI_TDFI_RDLVL_RESP
- #define LPDDR4__DENALI_PI_48_READ_MASK 0x0000FF0FU
- #define LPDDR4__DENALI_PI_48_WRITE_MASK 0x0000FF0FU
- #define LPDDR4__DENALI_PI_48__PI_RDLVL_RESP_MASK_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_48__PI_RDLVL_RESP_MASK_SHIFT 0U
- #define LPDDR4__DENALI_PI_48__PI_RDLVL_RESP_MASK_WIDTH 4U
- #define LPDDR4__PI_RDLVL_RESP_MASK__REG DENALI_PI_48
- #define LPDDR4__PI_RDLVL_RESP_MASK__FLD LPDDR4__DENALI_PI_48__PI_RDLVL_RESP_MASK
- #define LPDDR4__DENALI_PI_48__PI_TDFI_RDLVL_EN_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_48__PI_TDFI_RDLVL_EN_SHIFT 8U
- #define LPDDR4__DENALI_PI_48__PI_TDFI_RDLVL_EN_WIDTH 8U
- #define LPDDR4__PI_TDFI_RDLVL_EN__REG DENALI_PI_48
- #define LPDDR4__PI_TDFI_RDLVL_EN__FLD LPDDR4__DENALI_PI_48__PI_TDFI_RDLVL_EN
- #define LPDDR4__DENALI_PI_49_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_49_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_49__PI_TDFI_RDLVL_MAX_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_49__PI_TDFI_RDLVL_MAX_SHIFT 0U
- #define LPDDR4__DENALI_PI_49__PI_TDFI_RDLVL_MAX_WIDTH 32U
- #define LPDDR4__PI_TDFI_RDLVL_MAX__REG DENALI_PI_49
- #define LPDDR4__PI_TDFI_RDLVL_MAX__FLD LPDDR4__DENALI_PI_49__PI_TDFI_RDLVL_MAX
- #define LPDDR4__DENALI_PI_50_READ_MASK 0x00FFFF01U
- #define LPDDR4__DENALI_PI_50_WRITE_MASK 0x00FFFF01U
- #define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_WIDTH 1U
- #define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_WOCLR 0U
- #define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_WOSET 0U
- #define LPDDR4__PI_RDLVL_ERROR_STATUS__REG DENALI_PI_50
- #define LPDDR4__PI_RDLVL_ERROR_STATUS__FLD LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS
- #define LPDDR4__DENALI_PI_50__PI_RDLVL_INTERVAL_MASK 0x00FFFF00U
- #define LPDDR4__DENALI_PI_50__PI_RDLVL_INTERVAL_SHIFT 8U
- #define LPDDR4__DENALI_PI_50__PI_RDLVL_INTERVAL_WIDTH 16U
- #define LPDDR4__PI_RDLVL_INTERVAL__REG DENALI_PI_50
- #define LPDDR4__PI_RDLVL_INTERVAL__FLD LPDDR4__DENALI_PI_50__PI_RDLVL_INTERVAL
- #define LPDDR4__DENALI_PI_51_READ_MASK 0x0F0FFFFFU
- #define LPDDR4__DENALI_PI_51_WRITE_MASK 0x0F0FFFFFU
- #define LPDDR4__DENALI_PI_51__PI_RDLVL_GATE_INTERVAL_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_51__PI_RDLVL_GATE_INTERVAL_SHIFT 0U
- #define LPDDR4__DENALI_PI_51__PI_RDLVL_GATE_INTERVAL_WIDTH 16U
- #define LPDDR4__PI_RDLVL_GATE_INTERVAL__REG DENALI_PI_51
- #define LPDDR4__PI_RDLVL_GATE_INTERVAL__FLD LPDDR4__DENALI_PI_51__PI_RDLVL_GATE_INTERVAL
- #define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_START_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_START_SHIFT 16U
- #define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_START_WIDTH 4U
- #define LPDDR4__PI_RDLVL_PATTERN_START__REG DENALI_PI_51
- #define LPDDR4__PI_RDLVL_PATTERN_START__FLD LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_START
- #define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_NUM_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_NUM_SHIFT 24U
- #define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_NUM_WIDTH 4U
- #define LPDDR4__PI_RDLVL_PATTERN_NUM__REG DENALI_PI_51
- #define LPDDR4__PI_RDLVL_PATTERN_NUM__FLD LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_NUM
- #define LPDDR4__DENALI_PI_52_READ_MASK 0x01011F1FU
- #define LPDDR4__DENALI_PI_52_WRITE_MASK 0x01011F1FU
- #define LPDDR4__DENALI_PI_52__PI_RDLVL_STROBE_NUM_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_52__PI_RDLVL_STROBE_NUM_SHIFT 0U
- #define LPDDR4__DENALI_PI_52__PI_RDLVL_STROBE_NUM_WIDTH 5U
- #define LPDDR4__PI_RDLVL_STROBE_NUM__REG DENALI_PI_52
- #define LPDDR4__PI_RDLVL_STROBE_NUM__FLD LPDDR4__DENALI_PI_52__PI_RDLVL_STROBE_NUM
- #define LPDDR4__DENALI_PI_52__PI_RDLVL_GATE_STROBE_NUM_MASK 0x00001F00U
- #define LPDDR4__DENALI_PI_52__PI_RDLVL_GATE_STROBE_NUM_SHIFT 8U
- #define LPDDR4__DENALI_PI_52__PI_RDLVL_GATE_STROBE_NUM_WIDTH 5U
- #define LPDDR4__PI_RDLVL_GATE_STROBE_NUM__REG DENALI_PI_52
- #define LPDDR4__PI_RDLVL_GATE_STROBE_NUM__FLD LPDDR4__DENALI_PI_52__PI_RDLVL_GATE_STROBE_NUM
- #define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_SHIFT 16U
- #define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_WOSET 0U
- #define LPDDR4__PI_RD_PREAMBLE_TRAINING_EN__REG DENALI_PI_52
- #define LPDDR4__PI_RD_PREAMBLE_TRAINING_EN__FLD LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN
- #define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_SHIFT 24U
- #define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_WOSET 0U
- #define LPDDR4__PI_REG_DIMM_ENABLE__REG DENALI_PI_52
- #define LPDDR4__PI_REG_DIMM_ENABLE__FLD LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE
- #define LPDDR4__DENALI_PI_53_READ_MASK 0x03007F7FU
- #define LPDDR4__DENALI_PI_53_WRITE_MASK 0x03007F7FU
- #define LPDDR4__DENALI_PI_53__PI_TDFI_RDDATA_EN_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_53__PI_TDFI_RDDATA_EN_SHIFT 0U
- #define LPDDR4__DENALI_PI_53__PI_TDFI_RDDATA_EN_WIDTH 7U
- #define LPDDR4__PI_TDFI_RDDATA_EN__REG DENALI_PI_53
- #define LPDDR4__PI_TDFI_RDDATA_EN__FLD LPDDR4__DENALI_PI_53__PI_TDFI_RDDATA_EN
- #define LPDDR4__DENALI_PI_53__PI_TDFI_PHY_WRLAT_MASK 0x00007F00U
- #define LPDDR4__DENALI_PI_53__PI_TDFI_PHY_WRLAT_SHIFT 8U
- #define LPDDR4__DENALI_PI_53__PI_TDFI_PHY_WRLAT_WIDTH 7U
- #define LPDDR4__PI_TDFI_PHY_WRLAT__REG DENALI_PI_53
- #define LPDDR4__PI_TDFI_PHY_WRLAT__FLD LPDDR4__DENALI_PI_53__PI_TDFI_PHY_WRLAT
- #define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_SHIFT 16U
- #define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_WIDTH 1U
- #define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_WOCLR 0U
- #define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_WOSET 0U
- #define LPDDR4__PI_CALVL_REQ__REG DENALI_PI_53
- #define LPDDR4__PI_CALVL_REQ__FLD LPDDR4__DENALI_PI_53__PI_CALVL_REQ
- #define LPDDR4__DENALI_PI_53__PI_CALVL_CS_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_53__PI_CALVL_CS_SHIFT 24U
- #define LPDDR4__DENALI_PI_53__PI_CALVL_CS_WIDTH 2U
- #define LPDDR4__PI_CALVL_CS__REG DENALI_PI_53
- #define LPDDR4__PI_CALVL_CS__FLD LPDDR4__DENALI_PI_53__PI_CALVL_CS
- #define LPDDR4__DENALI_PI_54_READ_MASK 0x01030F01U
- #define LPDDR4__DENALI_PI_54_WRITE_MASK 0x01030F01U
- #define LPDDR4__DENALI_PI_54__PI_RESERVED3_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_54__PI_RESERVED3_SHIFT 0U
- #define LPDDR4__DENALI_PI_54__PI_RESERVED3_WIDTH 1U
- #define LPDDR4__DENALI_PI_54__PI_RESERVED3_WOCLR 0U
- #define LPDDR4__DENALI_PI_54__PI_RESERVED3_WOSET 0U
- #define LPDDR4__PI_RESERVED3__REG DENALI_PI_54
- #define LPDDR4__PI_RESERVED3__FLD LPDDR4__DENALI_PI_54__PI_RESERVED3
- #define LPDDR4__DENALI_PI_54__PI_RESERVED4_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_54__PI_RESERVED4_SHIFT 8U
- #define LPDDR4__DENALI_PI_54__PI_RESERVED4_WIDTH 4U
- #define LPDDR4__PI_RESERVED4__REG DENALI_PI_54
- #define LPDDR4__PI_RESERVED4__FLD LPDDR4__DENALI_PI_54__PI_RESERVED4
- #define LPDDR4__DENALI_PI_54__PI_CALVL_SEQ_EN_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_54__PI_CALVL_SEQ_EN_SHIFT 16U
- #define LPDDR4__DENALI_PI_54__PI_CALVL_SEQ_EN_WIDTH 2U
- #define LPDDR4__PI_CALVL_SEQ_EN__REG DENALI_PI_54
- #define LPDDR4__PI_CALVL_SEQ_EN__FLD LPDDR4__DENALI_PI_54__PI_CALVL_SEQ_EN
- #define LPDDR4__DENALI_PI_54__PI_CALVL_PERIODIC_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_54__PI_CALVL_PERIODIC_SHIFT 24U
- #define LPDDR4__DENALI_PI_54__PI_CALVL_PERIODIC_WIDTH 1U
- #define LPDDR4__DENALI_PI_54__PI_CALVL_PERIODIC_WOCLR 0U
- #define LPDDR4__DENALI_PI_54__PI_CALVL_PERIODIC_WOSET 0U
- #define LPDDR4__PI_CALVL_PERIODIC__REG DENALI_PI_54
- #define LPDDR4__PI_CALVL_PERIODIC__FLD LPDDR4__DENALI_PI_54__PI_CALVL_PERIODIC
- #define LPDDR4__DENALI_PI_55_READ_MASK 0x0F010101U
- #define LPDDR4__DENALI_PI_55_WRITE_MASK 0x0F010101U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_SHIFT 0U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_WOSET 0U
- #define LPDDR4__PI_CALVL_ON_SREF_EXIT__REG DENALI_PI_55
- #define LPDDR4__PI_CALVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT
- #define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_SHIFT 8U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_WIDTH 1U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_WOCLR 0U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_WOSET 0U
- #define LPDDR4__PI_CALVL_DISABLE_DFS__REG DENALI_PI_55
- #define LPDDR4__PI_CALVL_DISABLE_DFS__FLD LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_SHIFT 16U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_WOSET 0U
- #define LPDDR4__PI_CALVL_ROTATE__REG DENALI_PI_55
- #define LPDDR4__PI_CALVL_ROTATE__FLD LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE
- #define LPDDR4__DENALI_PI_55__PI_CALVL_CS_MAP_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_CS_MAP_SHIFT 24U
- #define LPDDR4__DENALI_PI_55__PI_CALVL_CS_MAP_WIDTH 4U
- #define LPDDR4__PI_CALVL_CS_MAP__REG DENALI_PI_55
- #define LPDDR4__PI_CALVL_CS_MAP__FLD LPDDR4__DENALI_PI_55__PI_CALVL_CS_MAP
- #define LPDDR4__DENALI_PI_56_READ_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_56_WRITE_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_56__PI_TDFI_CALVL_EN_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_56__PI_TDFI_CALVL_EN_SHIFT 0U
- #define LPDDR4__DENALI_PI_56__PI_TDFI_CALVL_EN_WIDTH 8U
- #define LPDDR4__PI_TDFI_CALVL_EN__REG DENALI_PI_56
- #define LPDDR4__PI_TDFI_CALVL_EN__FLD LPDDR4__DENALI_PI_56__PI_TDFI_CALVL_EN
- #define LPDDR4__DENALI_PI_57_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_57_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_57__PI_TDFI_CALVL_RESP_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_57__PI_TDFI_CALVL_RESP_SHIFT 0U
- #define LPDDR4__DENALI_PI_57__PI_TDFI_CALVL_RESP_WIDTH 32U
- #define LPDDR4__PI_TDFI_CALVL_RESP__REG DENALI_PI_57
- #define LPDDR4__PI_TDFI_CALVL_RESP__FLD LPDDR4__DENALI_PI_57__PI_TDFI_CALVL_RESP
- #define LPDDR4__DENALI_PI_58_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_58_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_58__PI_TDFI_CALVL_MAX_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_58__PI_TDFI_CALVL_MAX_SHIFT 0U
- #define LPDDR4__DENALI_PI_58__PI_TDFI_CALVL_MAX_WIDTH 32U
- #define LPDDR4__PI_TDFI_CALVL_MAX__REG DENALI_PI_58
- #define LPDDR4__PI_TDFI_CALVL_MAX__FLD LPDDR4__DENALI_PI_58__PI_TDFI_CALVL_MAX
- #define LPDDR4__DENALI_PI_59_READ_MASK 0xFFFF0301U
- #define LPDDR4__DENALI_PI_59_WRITE_MASK 0xFFFF0301U
- #define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_SHIFT 0U
- #define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_WIDTH 1U
- #define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_WOCLR 0U
- #define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_WOSET 0U
- #define LPDDR4__PI_CALVL_RESP_MASK__REG DENALI_PI_59
- #define LPDDR4__PI_CALVL_RESP_MASK__FLD LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK
- #define LPDDR4__DENALI_PI_59__PI_CALVL_ERROR_STATUS_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_59__PI_CALVL_ERROR_STATUS_SHIFT 8U
- #define LPDDR4__DENALI_PI_59__PI_CALVL_ERROR_STATUS_WIDTH 2U
- #define LPDDR4__PI_CALVL_ERROR_STATUS__REG DENALI_PI_59
- #define LPDDR4__PI_CALVL_ERROR_STATUS__FLD LPDDR4__DENALI_PI_59__PI_CALVL_ERROR_STATUS
- #define LPDDR4__DENALI_PI_59__PI_CALVL_INTERVAL_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_PI_59__PI_CALVL_INTERVAL_SHIFT 16U
- #define LPDDR4__DENALI_PI_59__PI_CALVL_INTERVAL_WIDTH 16U
- #define LPDDR4__PI_CALVL_INTERVAL__REG DENALI_PI_59
- #define LPDDR4__PI_CALVL_INTERVAL__FLD LPDDR4__DENALI_PI_59__PI_CALVL_INTERVAL
- #define LPDDR4__DENALI_PI_60_READ_MASK 0x1F1F3F1FU
- #define LPDDR4__DENALI_PI_60_WRITE_MASK 0x1F1F3F1FU
- #define LPDDR4__DENALI_PI_60__PI_TCACKEL_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_60__PI_TCACKEL_SHIFT 0U
- #define LPDDR4__DENALI_PI_60__PI_TCACKEL_WIDTH 5U
- #define LPDDR4__PI_TCACKEL__REG DENALI_PI_60
- #define LPDDR4__PI_TCACKEL__FLD LPDDR4__DENALI_PI_60__PI_TCACKEL
- #define LPDDR4__DENALI_PI_60__PI_TCAMRD_MASK 0x00003F00U
- #define LPDDR4__DENALI_PI_60__PI_TCAMRD_SHIFT 8U
- #define LPDDR4__DENALI_PI_60__PI_TCAMRD_WIDTH 6U
- #define LPDDR4__PI_TCAMRD__REG DENALI_PI_60
- #define LPDDR4__PI_TCAMRD__FLD LPDDR4__DENALI_PI_60__PI_TCAMRD
- #define LPDDR4__DENALI_PI_60__PI_TCACKEH_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_60__PI_TCACKEH_SHIFT 16U
- #define LPDDR4__DENALI_PI_60__PI_TCACKEH_WIDTH 5U
- #define LPDDR4__PI_TCACKEH__REG DENALI_PI_60
- #define LPDDR4__PI_TCACKEH__FLD LPDDR4__DENALI_PI_60__PI_TCACKEH
- #define LPDDR4__DENALI_PI_60__PI_TCAEXT_MASK 0x1F000000U
- #define LPDDR4__DENALI_PI_60__PI_TCAEXT_SHIFT 24U
- #define LPDDR4__DENALI_PI_60__PI_TCAEXT_WIDTH 5U
- #define LPDDR4__PI_TCAEXT__REG DENALI_PI_60
- #define LPDDR4__PI_TCAEXT__FLD LPDDR4__DENALI_PI_60__PI_TCAEXT
- #define LPDDR4__DENALI_PI_61_READ_MASK 0xFF0F0F01U
- #define LPDDR4__DENALI_PI_61_WRITE_MASK 0xFF0F0F01U
- #define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_SHIFT 0U
- #define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_WOSET 0U
- #define LPDDR4__PI_CA_TRAIN_VREF_EN__REG DENALI_PI_61
- #define LPDDR4__PI_CA_TRAIN_VREF_EN__FLD LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN
- #define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_INITIAL_STEPSIZE_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_INITIAL_STEPSIZE_SHIFT 8U
- #define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_INITIAL_STEPSIZE_WIDTH 4U
- #define LPDDR4__PI_CALVL_VREF_INITIAL_STEPSIZE__REG DENALI_PI_61
- #define LPDDR4__PI_CALVL_VREF_INITIAL_STEPSIZE__FLD LPDDR4__DENALI_PI_61__PI_CALVL_VREF_INITIAL_STEPSIZE
- #define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_NORMAL_STEPSIZE_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_NORMAL_STEPSIZE_SHIFT 16U
- #define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_NORMAL_STEPSIZE_WIDTH 4U
- #define LPDDR4__PI_CALVL_VREF_NORMAL_STEPSIZE__REG DENALI_PI_61
- #define LPDDR4__PI_CALVL_VREF_NORMAL_STEPSIZE__FLD LPDDR4__DENALI_PI_61__PI_CALVL_VREF_NORMAL_STEPSIZE
- #define LPDDR4__DENALI_PI_61__PI_TDFI_INIT_START_MIN_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_61__PI_TDFI_INIT_START_MIN_SHIFT 24U
- #define LPDDR4__DENALI_PI_61__PI_TDFI_INIT_START_MIN_WIDTH 8U
- #define LPDDR4__PI_TDFI_INIT_START_MIN__REG DENALI_PI_61
- #define LPDDR4__PI_TDFI_INIT_START_MIN__FLD LPDDR4__DENALI_PI_61__PI_TDFI_INIT_START_MIN
- #define LPDDR4__DENALI_PI_62_READ_MASK 0x7F1F0FFFU
- #define LPDDR4__DENALI_PI_62_WRITE_MASK 0x7F1F0FFFU
- #define LPDDR4__DENALI_PI_62__PI_TDFI_INIT_COMPLETE_MIN_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_62__PI_TDFI_INIT_COMPLETE_MIN_SHIFT 0U
- #define LPDDR4__DENALI_PI_62__PI_TDFI_INIT_COMPLETE_MIN_WIDTH 8U
- #define LPDDR4__PI_TDFI_INIT_COMPLETE_MIN__REG DENALI_PI_62
- #define LPDDR4__PI_TDFI_INIT_COMPLETE_MIN__FLD LPDDR4__DENALI_PI_62__PI_TDFI_INIT_COMPLETE_MIN
- #define LPDDR4__DENALI_PI_62__PI_TCKCKEH_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_62__PI_TCKCKEH_SHIFT 8U
- #define LPDDR4__DENALI_PI_62__PI_TCKCKEH_WIDTH 4U
- #define LPDDR4__PI_TCKCKEH__REG DENALI_PI_62
- #define LPDDR4__PI_TCKCKEH__FLD LPDDR4__DENALI_PI_62__PI_TCKCKEH
- #define LPDDR4__DENALI_PI_62__PI_CALVL_STROBE_NUM_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_62__PI_CALVL_STROBE_NUM_SHIFT 16U
- #define LPDDR4__DENALI_PI_62__PI_CALVL_STROBE_NUM_WIDTH 5U
- #define LPDDR4__PI_CALVL_STROBE_NUM__REG DENALI_PI_62
- #define LPDDR4__PI_CALVL_STROBE_NUM__FLD LPDDR4__DENALI_PI_62__PI_CALVL_STROBE_NUM
- #define LPDDR4__DENALI_PI_62__PI_SW_CA_TRAIN_VREF_MASK 0x7F000000U
- #define LPDDR4__DENALI_PI_62__PI_SW_CA_TRAIN_VREF_SHIFT 24U
- #define LPDDR4__DENALI_PI_62__PI_SW_CA_TRAIN_VREF_WIDTH 7U
- #define LPDDR4__PI_SW_CA_TRAIN_VREF__REG DENALI_PI_62
- #define LPDDR4__PI_SW_CA_TRAIN_VREF__FLD LPDDR4__DENALI_PI_62__PI_SW_CA_TRAIN_VREF
- #define LPDDR4__DENALI_PI_63_READ_MASK 0x0101FFFFU
- #define LPDDR4__DENALI_PI_63_WRITE_MASK 0x0101FFFFU
- #define LPDDR4__DENALI_PI_63__PI_CLKDISABLE_2_INIT_START_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_63__PI_CLKDISABLE_2_INIT_START_SHIFT 0U
- #define LPDDR4__DENALI_PI_63__PI_CLKDISABLE_2_INIT_START_WIDTH 8U
- #define LPDDR4__PI_CLKDISABLE_2_INIT_START__REG DENALI_PI_63
- #define LPDDR4__PI_CLKDISABLE_2_INIT_START__FLD LPDDR4__DENALI_PI_63__PI_CLKDISABLE_2_INIT_START
- #define LPDDR4__DENALI_PI_63__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_63__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_SHIFT 8U
- #define LPDDR4__DENALI_PI_63__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_WIDTH 8U
- #define LPDDR4__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE__REG DENALI_PI_63
- #define LPDDR4__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE__FLD LPDDR4__DENALI_PI_63__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE
- #define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_SHIFT 16U
- #define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_WIDTH 1U
- #define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_WOCLR 0U
- #define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_WOSET 0U
- #define LPDDR4__PI_DRAM_CLK_DISABLE_DEASSERT_SEL__REG DENALI_PI_63
- #define LPDDR4__PI_DRAM_CLK_DISABLE_DEASSERT_SEL__FLD LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL
- #define LPDDR4__DENALI_PI_63__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_63__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_SHIFT 24U
- #define LPDDR4__DENALI_PI_63__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_WIDTH 1U
- #define LPDDR4__DENALI_PI_63__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_WOCLR 0U
- #define LPDDR4__DENALI_PI_63__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_WOSET 0U
- #define LPDDR4__PI_REFRESH_BETWEEN_SEGMENT_DISABLE__REG DENALI_PI_63
- #define LPDDR4__PI_REFRESH_BETWEEN_SEGMENT_DISABLE__FLD LPDDR4__DENALI_PI_63__PI_REFRESH_BETWEEN_SEGMENT_DISABLE
- #define LPDDR4__DENALI_PI_64_READ_MASK 0x00FFFF01U
- #define LPDDR4__DENALI_PI_64_WRITE_MASK 0x00FFFF01U
- #define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_SHIFT 0U
- #define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_WOSET 0U
- #define LPDDR4__PI_MC_DFS_PI_SET_VREF_ENABLE__REG DENALI_PI_64
- #define LPDDR4__PI_MC_DFS_PI_SET_VREF_ENABLE__FLD LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE
- #define LPDDR4__DENALI_PI_64__PI_FSM_ERROR_INFO_MASK_MASK 0x00FFFF00U
- #define LPDDR4__DENALI_PI_64__PI_FSM_ERROR_INFO_MASK_SHIFT 8U
- #define LPDDR4__DENALI_PI_64__PI_FSM_ERROR_INFO_MASK_WIDTH 16U
- #define LPDDR4__PI_FSM_ERROR_INFO_MASK__REG DENALI_PI_64
- #define LPDDR4__PI_FSM_ERROR_INFO_MASK__FLD LPDDR4__DENALI_PI_64__PI_FSM_ERROR_INFO_MASK
- #define LPDDR4__DENALI_PI_65_READ_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_PI_65_WRITE_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_PI_65__PI_SC_FSM_ERROR_INFO_WOCLR_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_65__PI_SC_FSM_ERROR_INFO_WOCLR_SHIFT 0U
- #define LPDDR4__DENALI_PI_65__PI_SC_FSM_ERROR_INFO_WOCLR_WIDTH 16U
- #define LPDDR4__PI_SC_FSM_ERROR_INFO_WOCLR__REG DENALI_PI_65
- #define LPDDR4__PI_SC_FSM_ERROR_INFO_WOCLR__FLD LPDDR4__DENALI_PI_65__PI_SC_FSM_ERROR_INFO_WOCLR
- #define LPDDR4__DENALI_PI_65__PI_FSM_ERROR_INFO_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_PI_65__PI_FSM_ERROR_INFO_SHIFT 16U
- #define LPDDR4__DENALI_PI_65__PI_FSM_ERROR_INFO_WIDTH 16U
- #define LPDDR4__PI_FSM_ERROR_INFO__REG DENALI_PI_65
- #define LPDDR4__PI_FSM_ERROR_INFO__FLD LPDDR4__DENALI_PI_65__PI_FSM_ERROR_INFO
- #define LPDDR4__DENALI_PI_66_READ_MASK 0x010F0701U
- #define LPDDR4__DENALI_PI_66_WRITE_MASK 0x010F0701U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_EN_SHIFT 0U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_EN_WOSET 0U
- #define LPDDR4__PI_WDQLVL_VREF_EN__REG DENALI_PI_66
- #define LPDDR4__PI_WDQLVL_VREF_EN__FLD LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_EN
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_BST_NUM_MASK 0x00000700U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_BST_NUM_SHIFT 8U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_BST_NUM_WIDTH 3U
- #define LPDDR4__PI_WDQLVL_BST_NUM__REG DENALI_PI_66
- #define LPDDR4__PI_WDQLVL_BST_NUM__FLD LPDDR4__DENALI_PI_66__PI_WDQLVL_BST_NUM
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_RESP_MASK_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_RESP_MASK_SHIFT 16U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_RESP_MASK_WIDTH 4U
- #define LPDDR4__PI_WDQLVL_RESP_MASK__REG DENALI_PI_66
- #define LPDDR4__PI_WDQLVL_RESP_MASK__FLD LPDDR4__DENALI_PI_66__PI_WDQLVL_RESP_MASK
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_SHIFT 24U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_WOSET 0U
- #define LPDDR4__PI_WDQLVL_ROTATE__REG DENALI_PI_66
- #define LPDDR4__PI_WDQLVL_ROTATE__FLD LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE
- #define LPDDR4__DENALI_PI_67_READ_MASK 0x011F1F0FU
- #define LPDDR4__DENALI_PI_67_WRITE_MASK 0x011F1F0FU
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_MAP_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_MAP_SHIFT 0U
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_MAP_WIDTH 4U
- #define LPDDR4__PI_WDQLVL_CS_MAP__REG DENALI_PI_67
- #define LPDDR4__PI_WDQLVL_CS_MAP__FLD LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_MAP
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_VREF_INITIAL_STEPSIZE_MASK 0x00001F00U
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_VREF_INITIAL_STEPSIZE_SHIFT 8U
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_VREF_INITIAL_STEPSIZE_WIDTH 5U
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_STEPSIZE__REG DENALI_PI_67
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_STEPSIZE__FLD LPDDR4__DENALI_PI_67__PI_WDQLVL_VREF_INITIAL_STEPSIZE
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_VREF_NORMAL_STEPSIZE_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_VREF_NORMAL_STEPSIZE_SHIFT 16U
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_VREF_NORMAL_STEPSIZE_WIDTH 5U
- #define LPDDR4__PI_WDQLVL_VREF_NORMAL_STEPSIZE__REG DENALI_PI_67
- #define LPDDR4__PI_WDQLVL_VREF_NORMAL_STEPSIZE__FLD LPDDR4__DENALI_PI_67__PI_WDQLVL_VREF_NORMAL_STEPSIZE
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_SHIFT 24U
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_WIDTH 1U
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_WOCLR 0U
- #define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_WOSET 0U
- #define LPDDR4__PI_WDQLVL_PERIODIC__REG DENALI_PI_67
- #define LPDDR4__PI_WDQLVL_PERIODIC__FLD LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC
- #define LPDDR4__DENALI_PI_68_READ_MASK 0x00FF0300U
- #define LPDDR4__DENALI_PI_68_WRITE_MASK 0x00FF0300U
- #define LPDDR4__DENALI_PI_68__PI_WDQLVL_REQ_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_68__PI_WDQLVL_REQ_SHIFT 0U
- #define LPDDR4__DENALI_PI_68__PI_WDQLVL_REQ_WIDTH 1U
- #define LPDDR4__DENALI_PI_68__PI_WDQLVL_REQ_WOCLR 0U
- #define LPDDR4__DENALI_PI_68__PI_WDQLVL_REQ_WOSET 0U
- #define LPDDR4__PI_WDQLVL_REQ__REG DENALI_PI_68
- #define LPDDR4__PI_WDQLVL_REQ__FLD LPDDR4__DENALI_PI_68__PI_WDQLVL_REQ
- #define LPDDR4__DENALI_PI_68__PI_WDQLVL_CS_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_68__PI_WDQLVL_CS_SHIFT 8U
- #define LPDDR4__DENALI_PI_68__PI_WDQLVL_CS_WIDTH 2U
- #define LPDDR4__PI_WDQLVL_CS__REG DENALI_PI_68
- #define LPDDR4__PI_WDQLVL_CS__FLD LPDDR4__DENALI_PI_68__PI_WDQLVL_CS
- #define LPDDR4__DENALI_PI_68__PI_TDFI_WDQLVL_EN_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_68__PI_TDFI_WDQLVL_EN_SHIFT 16U
- #define LPDDR4__DENALI_PI_68__PI_TDFI_WDQLVL_EN_WIDTH 8U
- #define LPDDR4__PI_TDFI_WDQLVL_EN__REG DENALI_PI_68
- #define LPDDR4__PI_TDFI_WDQLVL_EN__FLD LPDDR4__DENALI_PI_68__PI_TDFI_WDQLVL_EN
- #define LPDDR4__DENALI_PI_69_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_69_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_69__PI_TDFI_WDQLVL_RESP_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_69__PI_TDFI_WDQLVL_RESP_SHIFT 0U
- #define LPDDR4__DENALI_PI_69__PI_TDFI_WDQLVL_RESP_WIDTH 32U
- #define LPDDR4__PI_TDFI_WDQLVL_RESP__REG DENALI_PI_69
- #define LPDDR4__PI_TDFI_WDQLVL_RESP__FLD LPDDR4__DENALI_PI_69__PI_TDFI_WDQLVL_RESP
- #define LPDDR4__DENALI_PI_70_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_70_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_70__PI_TDFI_WDQLVL_MAX_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_70__PI_TDFI_WDQLVL_MAX_SHIFT 0U
- #define LPDDR4__DENALI_PI_70__PI_TDFI_WDQLVL_MAX_WIDTH 32U
- #define LPDDR4__PI_TDFI_WDQLVL_MAX__REG DENALI_PI_70
- #define LPDDR4__PI_TDFI_WDQLVL_MAX__FLD LPDDR4__DENALI_PI_70__PI_TDFI_WDQLVL_MAX
- #define LPDDR4__DENALI_PI_71_READ_MASK 0x0101FFFFU
- #define LPDDR4__DENALI_PI_71_WRITE_MASK 0x0101FFFFU
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_INTERVAL_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_INTERVAL_SHIFT 0U
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_INTERVAL_WIDTH 16U
- #define LPDDR4__PI_WDQLVL_INTERVAL__REG DENALI_PI_71
- #define LPDDR4__PI_WDQLVL_INTERVAL__FLD LPDDR4__DENALI_PI_71__PI_WDQLVL_INTERVAL
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_SHIFT 16U
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_WOSET 0U
- #define LPDDR4__PI_WDQLVL_ON_SREF_EXIT__REG DENALI_PI_71
- #define LPDDR4__PI_WDQLVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_DISABLE_DFS_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_DISABLE_DFS_SHIFT 24U
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_DISABLE_DFS_WIDTH 1U
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_DISABLE_DFS_WOCLR 0U
- #define LPDDR4__DENALI_PI_71__PI_WDQLVL_DISABLE_DFS_WOSET 0U
- #define LPDDR4__PI_WDQLVL_DISABLE_DFS__REG DENALI_PI_71
- #define LPDDR4__PI_WDQLVL_DISABLE_DFS__FLD LPDDR4__DENALI_PI_71__PI_WDQLVL_DISABLE_DFS
- #define LPDDR4__DENALI_PI_72_READ_MASK 0x01010103U
- #define LPDDR4__DENALI_PI_72_WRITE_MASK 0x01010103U
- #define LPDDR4__DENALI_PI_72__PI_WDQLVL_ERROR_STATUS_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_72__PI_WDQLVL_ERROR_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_PI_72__PI_WDQLVL_ERROR_STATUS_WIDTH 2U
- #define LPDDR4__PI_WDQLVL_ERROR_STATUS__REG DENALI_PI_72
- #define LPDDR4__PI_WDQLVL_ERROR_STATUS__FLD LPDDR4__DENALI_PI_72__PI_WDQLVL_ERROR_STATUS
- #define LPDDR4__DENALI_PI_72__PI_WDQLVL_OSC_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_72__PI_WDQLVL_OSC_EN_SHIFT 8U
- #define LPDDR4__DENALI_PI_72__PI_WDQLVL_OSC_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_72__PI_WDQLVL_OSC_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_72__PI_WDQLVL_OSC_EN_WOSET 0U
- #define LPDDR4__PI_WDQLVL_OSC_EN__REG DENALI_PI_72
- #define LPDDR4__PI_WDQLVL_OSC_EN__FLD LPDDR4__DENALI_PI_72__PI_WDQLVL_OSC_EN
- #define LPDDR4__DENALI_PI_72__PI_DQS_OSC_PERIOD_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_72__PI_DQS_OSC_PERIOD_EN_SHIFT 16U
- #define LPDDR4__DENALI_PI_72__PI_DQS_OSC_PERIOD_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_72__PI_DQS_OSC_PERIOD_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_72__PI_DQS_OSC_PERIOD_EN_WOSET 0U
- #define LPDDR4__PI_DQS_OSC_PERIOD_EN__REG DENALI_PI_72
- #define LPDDR4__PI_DQS_OSC_PERIOD_EN__FLD LPDDR4__DENALI_PI_72__PI_DQS_OSC_PERIOD_EN
- #define LPDDR4__DENALI_PI_72__PI_PARALLEL_WDQLVL_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_72__PI_PARALLEL_WDQLVL_EN_SHIFT 24U
- #define LPDDR4__DENALI_PI_72__PI_PARALLEL_WDQLVL_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_72__PI_PARALLEL_WDQLVL_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_72__PI_PARALLEL_WDQLVL_EN_WOSET 0U
- #define LPDDR4__PI_PARALLEL_WDQLVL_EN__REG DENALI_PI_72
- #define LPDDR4__PI_PARALLEL_WDQLVL_EN__FLD LPDDR4__DENALI_PI_72__PI_PARALLEL_WDQLVL_EN
- #define LPDDR4__DENALI_PI_73_READ_MASK 0x0F1F0703U
- #define LPDDR4__DENALI_PI_73_WRITE_MASK 0x0F1F0703U
- #define LPDDR4__DENALI_PI_73__PI_BANK_DIFF_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_73__PI_BANK_DIFF_SHIFT 0U
- #define LPDDR4__DENALI_PI_73__PI_BANK_DIFF_WIDTH 2U
- #define LPDDR4__PI_BANK_DIFF__REG DENALI_PI_73
- #define LPDDR4__PI_BANK_DIFF__FLD LPDDR4__DENALI_PI_73__PI_BANK_DIFF
- #define LPDDR4__DENALI_PI_73__PI_ROW_DIFF_MASK 0x00000700U
- #define LPDDR4__DENALI_PI_73__PI_ROW_DIFF_SHIFT 8U
- #define LPDDR4__DENALI_PI_73__PI_ROW_DIFF_WIDTH 3U
- #define LPDDR4__PI_ROW_DIFF__REG DENALI_PI_73
- #define LPDDR4__PI_ROW_DIFF__FLD LPDDR4__DENALI_PI_73__PI_ROW_DIFF
- #define LPDDR4__DENALI_PI_73__PI_TCCD_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_73__PI_TCCD_SHIFT 16U
- #define LPDDR4__DENALI_PI_73__PI_TCCD_WIDTH 5U
- #define LPDDR4__PI_TCCD__REG DENALI_PI_73
- #define LPDDR4__PI_TCCD__FLD LPDDR4__DENALI_PI_73__PI_TCCD
- #define LPDDR4__DENALI_PI_73__PI_RESERVED5_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_73__PI_RESERVED5_SHIFT 24U
- #define LPDDR4__DENALI_PI_73__PI_RESERVED5_WIDTH 4U
- #define LPDDR4__PI_RESERVED5__REG DENALI_PI_73
- #define LPDDR4__PI_RESERVED5__FLD LPDDR4__DENALI_PI_73__PI_RESERVED5
- #define LPDDR4__DENALI_PI_74_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_74_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_74__PI_RESERVED6_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_74__PI_RESERVED6_SHIFT 0U
- #define LPDDR4__DENALI_PI_74__PI_RESERVED6_WIDTH 4U
- #define LPDDR4__PI_RESERVED6__REG DENALI_PI_74
- #define LPDDR4__PI_RESERVED6__FLD LPDDR4__DENALI_PI_74__PI_RESERVED6
- #define LPDDR4__DENALI_PI_74__PI_RESERVED7_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_74__PI_RESERVED7_SHIFT 8U
- #define LPDDR4__DENALI_PI_74__PI_RESERVED7_WIDTH 4U
- #define LPDDR4__PI_RESERVED7__REG DENALI_PI_74
- #define LPDDR4__PI_RESERVED7__FLD LPDDR4__DENALI_PI_74__PI_RESERVED7
- #define LPDDR4__DENALI_PI_74__PI_RESERVED8_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_74__PI_RESERVED8_SHIFT 16U
- #define LPDDR4__DENALI_PI_74__PI_RESERVED8_WIDTH 4U
- #define LPDDR4__PI_RESERVED8__REG DENALI_PI_74
- #define LPDDR4__PI_RESERVED8__FLD LPDDR4__DENALI_PI_74__PI_RESERVED8
- #define LPDDR4__DENALI_PI_74__PI_RESERVED9_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_74__PI_RESERVED9_SHIFT 24U
- #define LPDDR4__DENALI_PI_74__PI_RESERVED9_WIDTH 4U
- #define LPDDR4__PI_RESERVED9__REG DENALI_PI_74
- #define LPDDR4__PI_RESERVED9__FLD LPDDR4__DENALI_PI_74__PI_RESERVED9
- #define LPDDR4__DENALI_PI_75_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_75_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_75__PI_RESERVED10_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_75__PI_RESERVED10_SHIFT 0U
- #define LPDDR4__DENALI_PI_75__PI_RESERVED10_WIDTH 4U
- #define LPDDR4__PI_RESERVED10__REG DENALI_PI_75
- #define LPDDR4__PI_RESERVED10__FLD LPDDR4__DENALI_PI_75__PI_RESERVED10
- #define LPDDR4__DENALI_PI_75__PI_RESERVED11_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_75__PI_RESERVED11_SHIFT 8U
- #define LPDDR4__DENALI_PI_75__PI_RESERVED11_WIDTH 4U
- #define LPDDR4__PI_RESERVED11__REG DENALI_PI_75
- #define LPDDR4__PI_RESERVED11__FLD LPDDR4__DENALI_PI_75__PI_RESERVED11
- #define LPDDR4__DENALI_PI_75__PI_RESERVED12_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_75__PI_RESERVED12_SHIFT 16U
- #define LPDDR4__DENALI_PI_75__PI_RESERVED12_WIDTH 4U
- #define LPDDR4__PI_RESERVED12__REG DENALI_PI_75
- #define LPDDR4__PI_RESERVED12__FLD LPDDR4__DENALI_PI_75__PI_RESERVED12
- #define LPDDR4__DENALI_PI_75__PI_RESERVED13_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_75__PI_RESERVED13_SHIFT 24U
- #define LPDDR4__DENALI_PI_75__PI_RESERVED13_WIDTH 4U
- #define LPDDR4__PI_RESERVED13__REG DENALI_PI_75
- #define LPDDR4__PI_RESERVED13__FLD LPDDR4__DENALI_PI_75__PI_RESERVED13
- #define LPDDR4__DENALI_PI_76_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_76_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_76__PI_RESERVED14_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_76__PI_RESERVED14_SHIFT 0U
- #define LPDDR4__DENALI_PI_76__PI_RESERVED14_WIDTH 4U
- #define LPDDR4__PI_RESERVED14__REG DENALI_PI_76
- #define LPDDR4__PI_RESERVED14__FLD LPDDR4__DENALI_PI_76__PI_RESERVED14
- #define LPDDR4__DENALI_PI_76__PI_RESERVED15_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_76__PI_RESERVED15_SHIFT 8U
- #define LPDDR4__DENALI_PI_76__PI_RESERVED15_WIDTH 4U
- #define LPDDR4__PI_RESERVED15__REG DENALI_PI_76
- #define LPDDR4__PI_RESERVED15__FLD LPDDR4__DENALI_PI_76__PI_RESERVED15
- #define LPDDR4__DENALI_PI_76__PI_RESERVED16_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_76__PI_RESERVED16_SHIFT 16U
- #define LPDDR4__DENALI_PI_76__PI_RESERVED16_WIDTH 4U
- #define LPDDR4__PI_RESERVED16__REG DENALI_PI_76
- #define LPDDR4__PI_RESERVED16__FLD LPDDR4__DENALI_PI_76__PI_RESERVED16
- #define LPDDR4__DENALI_PI_76__PI_RESERVED17_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_76__PI_RESERVED17_SHIFT 24U
- #define LPDDR4__DENALI_PI_76__PI_RESERVED17_WIDTH 4U
- #define LPDDR4__PI_RESERVED17__REG DENALI_PI_76
- #define LPDDR4__PI_RESERVED17__FLD LPDDR4__DENALI_PI_76__PI_RESERVED17
- #define LPDDR4__DENALI_PI_77_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_77_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_77__PI_RESERVED18_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_77__PI_RESERVED18_SHIFT 0U
- #define LPDDR4__DENALI_PI_77__PI_RESERVED18_WIDTH 4U
- #define LPDDR4__PI_RESERVED18__REG DENALI_PI_77
- #define LPDDR4__PI_RESERVED18__FLD LPDDR4__DENALI_PI_77__PI_RESERVED18
- #define LPDDR4__DENALI_PI_77__PI_RESERVED19_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_77__PI_RESERVED19_SHIFT 8U
- #define LPDDR4__DENALI_PI_77__PI_RESERVED19_WIDTH 4U
- #define LPDDR4__PI_RESERVED19__REG DENALI_PI_77
- #define LPDDR4__PI_RESERVED19__FLD LPDDR4__DENALI_PI_77__PI_RESERVED19
- #define LPDDR4__DENALI_PI_77__PI_RESERVED20_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_77__PI_RESERVED20_SHIFT 16U
- #define LPDDR4__DENALI_PI_77__PI_RESERVED20_WIDTH 4U
- #define LPDDR4__PI_RESERVED20__REG DENALI_PI_77
- #define LPDDR4__PI_RESERVED20__FLD LPDDR4__DENALI_PI_77__PI_RESERVED20
- #define LPDDR4__DENALI_PI_77__PI_RESERVED21_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_77__PI_RESERVED21_SHIFT 24U
- #define LPDDR4__DENALI_PI_77__PI_RESERVED21_WIDTH 4U
- #define LPDDR4__PI_RESERVED21__REG DENALI_PI_77
- #define LPDDR4__PI_RESERVED21__FLD LPDDR4__DENALI_PI_77__PI_RESERVED21
- #define LPDDR4__DENALI_PI_78_READ_MASK 0x000F0F0FU
- #define LPDDR4__DENALI_PI_78_WRITE_MASK 0x000F0F0FU
- #define LPDDR4__DENALI_PI_78__PI_RESERVED22_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_78__PI_RESERVED22_SHIFT 0U
- #define LPDDR4__DENALI_PI_78__PI_RESERVED22_WIDTH 4U
- #define LPDDR4__PI_RESERVED22__REG DENALI_PI_78
- #define LPDDR4__PI_RESERVED22__FLD LPDDR4__DENALI_PI_78__PI_RESERVED22
- #define LPDDR4__DENALI_PI_78__PI_RESERVED23_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_78__PI_RESERVED23_SHIFT 8U
- #define LPDDR4__DENALI_PI_78__PI_RESERVED23_WIDTH 4U
- #define LPDDR4__PI_RESERVED23__REG DENALI_PI_78
- #define LPDDR4__PI_RESERVED23__FLD LPDDR4__DENALI_PI_78__PI_RESERVED23
- #define LPDDR4__DENALI_PI_78__PI_RESERVED24_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_78__PI_RESERVED24_SHIFT 16U
- #define LPDDR4__DENALI_PI_78__PI_RESERVED24_WIDTH 4U
- #define LPDDR4__PI_RESERVED24__REG DENALI_PI_78
- #define LPDDR4__PI_RESERVED24__FLD LPDDR4__DENALI_PI_78__PI_RESERVED24
- #define LPDDR4__DENALI_PI_79_READ_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_79_WRITE_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_79__PI_INT_STATUS_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_79__PI_INT_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_PI_79__PI_INT_STATUS_WIDTH 28U
- #define LPDDR4__PI_INT_STATUS__REG DENALI_PI_79
- #define LPDDR4__PI_INT_STATUS__FLD LPDDR4__DENALI_PI_79__PI_INT_STATUS
- #define LPDDR4__DENALI_PI_80__PI_INT_ACK_MASK 0x07FFFFFFU
- #define LPDDR4__DENALI_PI_80__PI_INT_ACK_SHIFT 0U
- #define LPDDR4__DENALI_PI_80__PI_INT_ACK_WIDTH 27U
- #define LPDDR4__PI_INT_ACK__REG DENALI_PI_80
- #define LPDDR4__PI_INT_ACK__FLD LPDDR4__DENALI_PI_80__PI_INT_ACK
- #define LPDDR4__DENALI_PI_81_READ_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_81_WRITE_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_81__PI_INT_MASK_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_81__PI_INT_MASK_SHIFT 0U
- #define LPDDR4__DENALI_PI_81__PI_INT_MASK_WIDTH 28U
- #define LPDDR4__PI_INT_MASK__REG DENALI_PI_81
- #define LPDDR4__PI_INT_MASK__FLD LPDDR4__DENALI_PI_81__PI_INT_MASK
- #define LPDDR4__DENALI_PI_82_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_82_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_82__PI_BIST_EXP_DATA_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_82__PI_BIST_EXP_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_82__PI_BIST_EXP_DATA_0_WIDTH 32U
- #define LPDDR4__PI_BIST_EXP_DATA_0__REG DENALI_PI_82
- #define LPDDR4__PI_BIST_EXP_DATA_0__FLD LPDDR4__DENALI_PI_82__PI_BIST_EXP_DATA_0
- #define LPDDR4__DENALI_PI_83_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_83_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_83__PI_BIST_EXP_DATA_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_83__PI_BIST_EXP_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_83__PI_BIST_EXP_DATA_1_WIDTH 32U
- #define LPDDR4__PI_BIST_EXP_DATA_1__REG DENALI_PI_83
- #define LPDDR4__PI_BIST_EXP_DATA_1__FLD LPDDR4__DENALI_PI_83__PI_BIST_EXP_DATA_1
- #define LPDDR4__DENALI_PI_84_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_84_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_84__PI_BIST_EXP_DATA_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_84__PI_BIST_EXP_DATA_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_84__PI_BIST_EXP_DATA_2_WIDTH 32U
- #define LPDDR4__PI_BIST_EXP_DATA_2__REG DENALI_PI_84
- #define LPDDR4__PI_BIST_EXP_DATA_2__FLD LPDDR4__DENALI_PI_84__PI_BIST_EXP_DATA_2
- #define LPDDR4__DENALI_PI_85_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_85_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_85__PI_BIST_EXP_DATA_3_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_85__PI_BIST_EXP_DATA_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_85__PI_BIST_EXP_DATA_3_WIDTH 32U
- #define LPDDR4__PI_BIST_EXP_DATA_3__REG DENALI_PI_85
- #define LPDDR4__PI_BIST_EXP_DATA_3__FLD LPDDR4__DENALI_PI_85__PI_BIST_EXP_DATA_3
- #define LPDDR4__DENALI_PI_86_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_86_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_86__PI_BIST_FAIL_DATA_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_86__PI_BIST_FAIL_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_86__PI_BIST_FAIL_DATA_0_WIDTH 32U
- #define LPDDR4__PI_BIST_FAIL_DATA_0__REG DENALI_PI_86
- #define LPDDR4__PI_BIST_FAIL_DATA_0__FLD LPDDR4__DENALI_PI_86__PI_BIST_FAIL_DATA_0
- #define LPDDR4__DENALI_PI_87_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_87_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_87__PI_BIST_FAIL_DATA_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_87__PI_BIST_FAIL_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_87__PI_BIST_FAIL_DATA_1_WIDTH 32U
- #define LPDDR4__PI_BIST_FAIL_DATA_1__REG DENALI_PI_87
- #define LPDDR4__PI_BIST_FAIL_DATA_1__FLD LPDDR4__DENALI_PI_87__PI_BIST_FAIL_DATA_1
- #define LPDDR4__DENALI_PI_88_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_88_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_88__PI_BIST_FAIL_DATA_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_88__PI_BIST_FAIL_DATA_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_88__PI_BIST_FAIL_DATA_2_WIDTH 32U
- #define LPDDR4__PI_BIST_FAIL_DATA_2__REG DENALI_PI_88
- #define LPDDR4__PI_BIST_FAIL_DATA_2__FLD LPDDR4__DENALI_PI_88__PI_BIST_FAIL_DATA_2
- #define LPDDR4__DENALI_PI_89_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_89_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_89__PI_BIST_FAIL_DATA_3_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_89__PI_BIST_FAIL_DATA_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_89__PI_BIST_FAIL_DATA_3_WIDTH 32U
- #define LPDDR4__PI_BIST_FAIL_DATA_3__REG DENALI_PI_89
- #define LPDDR4__PI_BIST_FAIL_DATA_3__FLD LPDDR4__DENALI_PI_89__PI_BIST_FAIL_DATA_3
- #define LPDDR4__DENALI_PI_90_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_90_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_90__PI_BIST_FAIL_ADDR_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_90__PI_BIST_FAIL_ADDR_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_90__PI_BIST_FAIL_ADDR_0_WIDTH 32U
- #define LPDDR4__PI_BIST_FAIL_ADDR_0__REG DENALI_PI_90
- #define LPDDR4__PI_BIST_FAIL_ADDR_0__FLD LPDDR4__DENALI_PI_90__PI_BIST_FAIL_ADDR_0
- #define LPDDR4__DENALI_PI_91_READ_MASK 0x011F1F07U
- #define LPDDR4__DENALI_PI_91_WRITE_MASK 0x011F1F07U
- #define LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1_MASK 0x00000007U
- #define LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1_WIDTH 3U
- #define LPDDR4__PI_BIST_FAIL_ADDR_1__REG DENALI_PI_91
- #define LPDDR4__PI_BIST_FAIL_ADDR_1__FLD LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1
- #define LPDDR4__DENALI_PI_91__PI_BSTLEN_MASK 0x00001F00U
- #define LPDDR4__DENALI_PI_91__PI_BSTLEN_SHIFT 8U
- #define LPDDR4__DENALI_PI_91__PI_BSTLEN_WIDTH 5U
- #define LPDDR4__PI_BSTLEN__REG DENALI_PI_91
- #define LPDDR4__PI_BSTLEN__FLD LPDDR4__DENALI_PI_91__PI_BSTLEN
- #define LPDDR4__DENALI_PI_91__PI_LONG_COUNT_MASK_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_91__PI_LONG_COUNT_MASK_SHIFT 16U
- #define LPDDR4__DENALI_PI_91__PI_LONG_COUNT_MASK_WIDTH 5U
- #define LPDDR4__PI_LONG_COUNT_MASK__REG DENALI_PI_91
- #define LPDDR4__PI_LONG_COUNT_MASK__FLD LPDDR4__DENALI_PI_91__PI_LONG_COUNT_MASK
- #define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_SHIFT 24U
- #define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_WOSET 0U
- #define LPDDR4__PI_CMD_SWAP_EN__REG DENALI_PI_91
- #define LPDDR4__PI_CMD_SWAP_EN__FLD LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN
- #define LPDDR4__DENALI_PI_92_READ_MASK 0x03030301U
- #define LPDDR4__DENALI_PI_92_WRITE_MASK 0x03030301U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_EN_SHIFT 0U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_EN_WOSET 0U
- #define LPDDR4__PI_DATA_BYTE_SWAP_EN__REG DENALI_PI_92
- #define LPDDR4__PI_DATA_BYTE_SWAP_EN__FLD LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_EN
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE0_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE0_SHIFT 8U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE0_WIDTH 2U
- #define LPDDR4__PI_DATA_BYTE_SWAP_SLICE0__REG DENALI_PI_92
- #define LPDDR4__PI_DATA_BYTE_SWAP_SLICE0__FLD LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE0
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE1_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE1_SHIFT 16U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE1_WIDTH 2U
- #define LPDDR4__PI_DATA_BYTE_SWAP_SLICE1__REG DENALI_PI_92
- #define LPDDR4__PI_DATA_BYTE_SWAP_SLICE1__FLD LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE1
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE2_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE2_SHIFT 24U
- #define LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE2_WIDTH 2U
- #define LPDDR4__PI_DATA_BYTE_SWAP_SLICE2__REG DENALI_PI_92
- #define LPDDR4__PI_DATA_BYTE_SWAP_SLICE2__FLD LPDDR4__DENALI_PI_92__PI_DATA_BYTE_SWAP_SLICE2
- #define LPDDR4__DENALI_PI_93_READ_MASK 0x03FF0103U
- #define LPDDR4__DENALI_PI_93_WRITE_MASK 0x03FF0103U
- #define LPDDR4__DENALI_PI_93__PI_DATA_BYTE_SWAP_SLICE3_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_93__PI_DATA_BYTE_SWAP_SLICE3_SHIFT 0U
- #define LPDDR4__DENALI_PI_93__PI_DATA_BYTE_SWAP_SLICE3_WIDTH 2U
- #define LPDDR4__PI_DATA_BYTE_SWAP_SLICE3__REG DENALI_PI_93
- #define LPDDR4__PI_DATA_BYTE_SWAP_SLICE3__FLD LPDDR4__DENALI_PI_93__PI_DATA_BYTE_SWAP_SLICE3
- #define LPDDR4__DENALI_PI_93__PI_CTRLUPD_REQ_PER_AREF_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_93__PI_CTRLUPD_REQ_PER_AREF_EN_SHIFT 8U
- #define LPDDR4__DENALI_PI_93__PI_CTRLUPD_REQ_PER_AREF_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_93__PI_CTRLUPD_REQ_PER_AREF_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_93__PI_CTRLUPD_REQ_PER_AREF_EN_WOSET 0U
- #define LPDDR4__PI_CTRLUPD_REQ_PER_AREF_EN__REG DENALI_PI_93
- #define LPDDR4__PI_CTRLUPD_REQ_PER_AREF_EN__FLD LPDDR4__DENALI_PI_93__PI_CTRLUPD_REQ_PER_AREF_EN
- #define LPDDR4__DENALI_PI_93__PI_TDFI_CTRLUPD_MIN_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_93__PI_TDFI_CTRLUPD_MIN_SHIFT 16U
- #define LPDDR4__DENALI_PI_93__PI_TDFI_CTRLUPD_MIN_WIDTH 8U
- #define LPDDR4__PI_TDFI_CTRLUPD_MIN__REG DENALI_PI_93
- #define LPDDR4__PI_TDFI_CTRLUPD_MIN__FLD LPDDR4__DENALI_PI_93__PI_TDFI_CTRLUPD_MIN
- #define LPDDR4__DENALI_PI_93__PI_UPDATE_ERROR_STATUS_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_93__PI_UPDATE_ERROR_STATUS_SHIFT 24U
- #define LPDDR4__DENALI_PI_93__PI_UPDATE_ERROR_STATUS_WIDTH 2U
- #define LPDDR4__PI_UPDATE_ERROR_STATUS__REG DENALI_PI_93
- #define LPDDR4__PI_UPDATE_ERROR_STATUS__FLD LPDDR4__DENALI_PI_93__PI_UPDATE_ERROR_STATUS
- #define LPDDR4__DENALI_PI_94_READ_MASK 0x013F0301U
- #define LPDDR4__DENALI_PI_94_WRITE_MASK 0x013F0301U
- #define LPDDR4__DENALI_PI_94__PI_BIST_GO_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_94__PI_BIST_GO_SHIFT 0U
- #define LPDDR4__DENALI_PI_94__PI_BIST_GO_WIDTH 1U
- #define LPDDR4__DENALI_PI_94__PI_BIST_GO_WOCLR 0U
- #define LPDDR4__DENALI_PI_94__PI_BIST_GO_WOSET 0U
- #define LPDDR4__PI_BIST_GO__REG DENALI_PI_94
- #define LPDDR4__PI_BIST_GO__FLD LPDDR4__DENALI_PI_94__PI_BIST_GO
- #define LPDDR4__DENALI_PI_94__PI_BIST_RESULT_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_94__PI_BIST_RESULT_SHIFT 8U
- #define LPDDR4__DENALI_PI_94__PI_BIST_RESULT_WIDTH 2U
- #define LPDDR4__PI_BIST_RESULT__REG DENALI_PI_94
- #define LPDDR4__PI_BIST_RESULT__FLD LPDDR4__DENALI_PI_94__PI_BIST_RESULT
- #define LPDDR4__DENALI_PI_94__PI_ADDR_SPACE_MASK 0x003F0000U
- #define LPDDR4__DENALI_PI_94__PI_ADDR_SPACE_SHIFT 16U
- #define LPDDR4__DENALI_PI_94__PI_ADDR_SPACE_WIDTH 6U
- #define LPDDR4__PI_ADDR_SPACE__REG DENALI_PI_94
- #define LPDDR4__PI_ADDR_SPACE__FLD LPDDR4__DENALI_PI_94__PI_ADDR_SPACE
- #define LPDDR4__DENALI_PI_94__PI_BIST_DATA_CHECK_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_94__PI_BIST_DATA_CHECK_SHIFT 24U
- #define LPDDR4__DENALI_PI_94__PI_BIST_DATA_CHECK_WIDTH 1U
- #define LPDDR4__DENALI_PI_94__PI_BIST_DATA_CHECK_WOCLR 0U
- #define LPDDR4__DENALI_PI_94__PI_BIST_DATA_CHECK_WOSET 0U
- #define LPDDR4__PI_BIST_DATA_CHECK__REG DENALI_PI_94
- #define LPDDR4__PI_BIST_DATA_CHECK__FLD LPDDR4__DENALI_PI_94__PI_BIST_DATA_CHECK
- #define LPDDR4__DENALI_PI_95_READ_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_95_WRITE_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_95__PI_BIST_ADDR_CHECK_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_95__PI_BIST_ADDR_CHECK_SHIFT 0U
- #define LPDDR4__DENALI_PI_95__PI_BIST_ADDR_CHECK_WIDTH 1U
- #define LPDDR4__DENALI_PI_95__PI_BIST_ADDR_CHECK_WOCLR 0U
- #define LPDDR4__DENALI_PI_95__PI_BIST_ADDR_CHECK_WOSET 0U
- #define LPDDR4__PI_BIST_ADDR_CHECK__REG DENALI_PI_95
- #define LPDDR4__PI_BIST_ADDR_CHECK__FLD LPDDR4__DENALI_PI_95__PI_BIST_ADDR_CHECK
- #define LPDDR4__DENALI_PI_96_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_96_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_96__PI_BIST_START_ADDRESS_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_96__PI_BIST_START_ADDRESS_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_96__PI_BIST_START_ADDRESS_0_WIDTH 32U
- #define LPDDR4__PI_BIST_START_ADDRESS_0__REG DENALI_PI_96
- #define LPDDR4__PI_BIST_START_ADDRESS_0__FLD LPDDR4__DENALI_PI_96__PI_BIST_START_ADDRESS_0
- #define LPDDR4__DENALI_PI_97_READ_MASK 0x0000FF07U
- #define LPDDR4__DENALI_PI_97_WRITE_MASK 0x0000FF07U
- #define LPDDR4__DENALI_PI_97__PI_BIST_START_ADDRESS_1_MASK 0x00000007U
- #define LPDDR4__DENALI_PI_97__PI_BIST_START_ADDRESS_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_97__PI_BIST_START_ADDRESS_1_WIDTH 3U
- #define LPDDR4__PI_BIST_START_ADDRESS_1__REG DENALI_PI_97
- #define LPDDR4__PI_BIST_START_ADDRESS_1__FLD LPDDR4__DENALI_PI_97__PI_BIST_START_ADDRESS_1
- #define LPDDR4__DENALI_PI_97__PI_MBIST_INIT_PATTERN_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_97__PI_MBIST_INIT_PATTERN_SHIFT 8U
- #define LPDDR4__DENALI_PI_97__PI_MBIST_INIT_PATTERN_WIDTH 8U
- #define LPDDR4__PI_MBIST_INIT_PATTERN__REG DENALI_PI_97
- #define LPDDR4__PI_MBIST_INIT_PATTERN__FLD LPDDR4__DENALI_PI_97__PI_MBIST_INIT_PATTERN
- #define LPDDR4__DENALI_PI_98_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_98_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_98__PI_BIST_DATA_MASK_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_98__PI_BIST_DATA_MASK_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_98__PI_BIST_DATA_MASK_0_WIDTH 32U
- #define LPDDR4__PI_BIST_DATA_MASK_0__REG DENALI_PI_98
- #define LPDDR4__PI_BIST_DATA_MASK_0__FLD LPDDR4__DENALI_PI_98__PI_BIST_DATA_MASK_0
- #define LPDDR4__DENALI_PI_99_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_99_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_99__PI_BIST_DATA_MASK_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_99__PI_BIST_DATA_MASK_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_99__PI_BIST_DATA_MASK_1_WIDTH 32U
- #define LPDDR4__PI_BIST_DATA_MASK_1__REG DENALI_PI_99
- #define LPDDR4__PI_BIST_DATA_MASK_1__FLD LPDDR4__DENALI_PI_99__PI_BIST_DATA_MASK_1
- #define LPDDR4__DENALI_PI_100_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_100_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_100__PI_BIST_ERR_COUNT_MASK 0x00000FFFU
- #define LPDDR4__DENALI_PI_100__PI_BIST_ERR_COUNT_SHIFT 0U
- #define LPDDR4__DENALI_PI_100__PI_BIST_ERR_COUNT_WIDTH 12U
- #define LPDDR4__PI_BIST_ERR_COUNT__REG DENALI_PI_100
- #define LPDDR4__PI_BIST_ERR_COUNT__FLD LPDDR4__DENALI_PI_100__PI_BIST_ERR_COUNT
- #define LPDDR4__DENALI_PI_100__PI_BIST_ERR_STOP_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_PI_100__PI_BIST_ERR_STOP_SHIFT 16U
- #define LPDDR4__DENALI_PI_100__PI_BIST_ERR_STOP_WIDTH 12U
- #define LPDDR4__PI_BIST_ERR_STOP__REG DENALI_PI_100
- #define LPDDR4__PI_BIST_ERR_STOP__FLD LPDDR4__DENALI_PI_100__PI_BIST_ERR_STOP
- #define LPDDR4__DENALI_PI_101_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_101_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_101__PI_BIST_ADDR_MASK_0_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_101__PI_BIST_ADDR_MASK_0_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_101__PI_BIST_ADDR_MASK_0_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_0_0__REG DENALI_PI_101
- #define LPDDR4__PI_BIST_ADDR_MASK_0_0__FLD LPDDR4__DENALI_PI_101__PI_BIST_ADDR_MASK_0_0
- #define LPDDR4__DENALI_PI_102_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_102_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_102__PI_BIST_ADDR_MASK_0_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_102__PI_BIST_ADDR_MASK_0_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_102__PI_BIST_ADDR_MASK_0_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_0_1__REG DENALI_PI_102
- #define LPDDR4__PI_BIST_ADDR_MASK_0_1__FLD LPDDR4__DENALI_PI_102__PI_BIST_ADDR_MASK_0_1
- #define LPDDR4__DENALI_PI_103_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_103_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_103__PI_BIST_ADDR_MASK_1_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_103__PI_BIST_ADDR_MASK_1_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_103__PI_BIST_ADDR_MASK_1_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_1_0__REG DENALI_PI_103
- #define LPDDR4__PI_BIST_ADDR_MASK_1_0__FLD LPDDR4__DENALI_PI_103__PI_BIST_ADDR_MASK_1_0
- #define LPDDR4__DENALI_PI_104_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_104_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_104__PI_BIST_ADDR_MASK_1_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_104__PI_BIST_ADDR_MASK_1_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_104__PI_BIST_ADDR_MASK_1_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_1_1__REG DENALI_PI_104
- #define LPDDR4__PI_BIST_ADDR_MASK_1_1__FLD LPDDR4__DENALI_PI_104__PI_BIST_ADDR_MASK_1_1
- #define LPDDR4__DENALI_PI_105_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_105_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_105__PI_BIST_ADDR_MASK_2_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_105__PI_BIST_ADDR_MASK_2_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_105__PI_BIST_ADDR_MASK_2_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_2_0__REG DENALI_PI_105
- #define LPDDR4__PI_BIST_ADDR_MASK_2_0__FLD LPDDR4__DENALI_PI_105__PI_BIST_ADDR_MASK_2_0
- #define LPDDR4__DENALI_PI_106_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_106_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_106__PI_BIST_ADDR_MASK_2_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_106__PI_BIST_ADDR_MASK_2_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_106__PI_BIST_ADDR_MASK_2_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_2_1__REG DENALI_PI_106
- #define LPDDR4__PI_BIST_ADDR_MASK_2_1__FLD LPDDR4__DENALI_PI_106__PI_BIST_ADDR_MASK_2_1
- #define LPDDR4__DENALI_PI_107_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_107_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_107__PI_BIST_ADDR_MASK_3_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_107__PI_BIST_ADDR_MASK_3_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_107__PI_BIST_ADDR_MASK_3_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_3_0__REG DENALI_PI_107
- #define LPDDR4__PI_BIST_ADDR_MASK_3_0__FLD LPDDR4__DENALI_PI_107__PI_BIST_ADDR_MASK_3_0
- #define LPDDR4__DENALI_PI_108_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_108_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_108__PI_BIST_ADDR_MASK_3_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_108__PI_BIST_ADDR_MASK_3_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_108__PI_BIST_ADDR_MASK_3_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_3_1__REG DENALI_PI_108
- #define LPDDR4__PI_BIST_ADDR_MASK_3_1__FLD LPDDR4__DENALI_PI_108__PI_BIST_ADDR_MASK_3_1
- #define LPDDR4__DENALI_PI_109_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_109_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_109__PI_BIST_ADDR_MASK_4_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_109__PI_BIST_ADDR_MASK_4_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_109__PI_BIST_ADDR_MASK_4_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_4_0__REG DENALI_PI_109
- #define LPDDR4__PI_BIST_ADDR_MASK_4_0__FLD LPDDR4__DENALI_PI_109__PI_BIST_ADDR_MASK_4_0
- #define LPDDR4__DENALI_PI_110_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_110_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_110__PI_BIST_ADDR_MASK_4_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_110__PI_BIST_ADDR_MASK_4_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_110__PI_BIST_ADDR_MASK_4_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_4_1__REG DENALI_PI_110
- #define LPDDR4__PI_BIST_ADDR_MASK_4_1__FLD LPDDR4__DENALI_PI_110__PI_BIST_ADDR_MASK_4_1
- #define LPDDR4__DENALI_PI_111_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_111_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_111__PI_BIST_ADDR_MASK_5_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_111__PI_BIST_ADDR_MASK_5_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_111__PI_BIST_ADDR_MASK_5_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_5_0__REG DENALI_PI_111
- #define LPDDR4__PI_BIST_ADDR_MASK_5_0__FLD LPDDR4__DENALI_PI_111__PI_BIST_ADDR_MASK_5_0
- #define LPDDR4__DENALI_PI_112_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_112_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_112__PI_BIST_ADDR_MASK_5_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_112__PI_BIST_ADDR_MASK_5_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_112__PI_BIST_ADDR_MASK_5_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_5_1__REG DENALI_PI_112
- #define LPDDR4__PI_BIST_ADDR_MASK_5_1__FLD LPDDR4__DENALI_PI_112__PI_BIST_ADDR_MASK_5_1
- #define LPDDR4__DENALI_PI_113_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_113_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_113__PI_BIST_ADDR_MASK_6_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_113__PI_BIST_ADDR_MASK_6_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_113__PI_BIST_ADDR_MASK_6_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_6_0__REG DENALI_PI_113
- #define LPDDR4__PI_BIST_ADDR_MASK_6_0__FLD LPDDR4__DENALI_PI_113__PI_BIST_ADDR_MASK_6_0
- #define LPDDR4__DENALI_PI_114_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_114_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_114__PI_BIST_ADDR_MASK_6_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_114__PI_BIST_ADDR_MASK_6_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_114__PI_BIST_ADDR_MASK_6_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_6_1__REG DENALI_PI_114
- #define LPDDR4__PI_BIST_ADDR_MASK_6_1__FLD LPDDR4__DENALI_PI_114__PI_BIST_ADDR_MASK_6_1
- #define LPDDR4__DENALI_PI_115_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_115_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_115__PI_BIST_ADDR_MASK_7_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_115__PI_BIST_ADDR_MASK_7_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_115__PI_BIST_ADDR_MASK_7_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_7_0__REG DENALI_PI_115
- #define LPDDR4__PI_BIST_ADDR_MASK_7_0__FLD LPDDR4__DENALI_PI_115__PI_BIST_ADDR_MASK_7_0
- #define LPDDR4__DENALI_PI_116_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_116_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_116__PI_BIST_ADDR_MASK_7_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_116__PI_BIST_ADDR_MASK_7_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_116__PI_BIST_ADDR_MASK_7_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_7_1__REG DENALI_PI_116
- #define LPDDR4__PI_BIST_ADDR_MASK_7_1__FLD LPDDR4__DENALI_PI_116__PI_BIST_ADDR_MASK_7_1
- #define LPDDR4__DENALI_PI_117_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_117_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_117__PI_BIST_ADDR_MASK_8_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_117__PI_BIST_ADDR_MASK_8_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_117__PI_BIST_ADDR_MASK_8_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_8_0__REG DENALI_PI_117
- #define LPDDR4__PI_BIST_ADDR_MASK_8_0__FLD LPDDR4__DENALI_PI_117__PI_BIST_ADDR_MASK_8_0
- #define LPDDR4__DENALI_PI_118_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_118_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_118__PI_BIST_ADDR_MASK_8_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_118__PI_BIST_ADDR_MASK_8_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_118__PI_BIST_ADDR_MASK_8_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_8_1__REG DENALI_PI_118
- #define LPDDR4__PI_BIST_ADDR_MASK_8_1__FLD LPDDR4__DENALI_PI_118__PI_BIST_ADDR_MASK_8_1
- #define LPDDR4__DENALI_PI_119_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_119_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_119__PI_BIST_ADDR_MASK_9_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_119__PI_BIST_ADDR_MASK_9_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_119__PI_BIST_ADDR_MASK_9_0_WIDTH 32U
- #define LPDDR4__PI_BIST_ADDR_MASK_9_0__REG DENALI_PI_119
- #define LPDDR4__PI_BIST_ADDR_MASK_9_0__FLD LPDDR4__DENALI_PI_119__PI_BIST_ADDR_MASK_9_0
- #define LPDDR4__DENALI_PI_120_READ_MASK 0x0303070FU
- #define LPDDR4__DENALI_PI_120_WRITE_MASK 0x0303070FU
- #define LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MASK_9_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MASK_9_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MASK_9_1_WIDTH 4U
- #define LPDDR4__PI_BIST_ADDR_MASK_9_1__REG DENALI_PI_120
- #define LPDDR4__PI_BIST_ADDR_MASK_9_1__FLD LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MASK_9_1
- #define LPDDR4__DENALI_PI_120__PI_BIST_MODE_MASK 0x00000700U
- #define LPDDR4__DENALI_PI_120__PI_BIST_MODE_SHIFT 8U
- #define LPDDR4__DENALI_PI_120__PI_BIST_MODE_WIDTH 3U
- #define LPDDR4__PI_BIST_MODE__REG DENALI_PI_120
- #define LPDDR4__PI_BIST_MODE__FLD LPDDR4__DENALI_PI_120__PI_BIST_MODE
- #define LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MODE_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MODE_SHIFT 16U
- #define LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MODE_WIDTH 2U
- #define LPDDR4__PI_BIST_ADDR_MODE__REG DENALI_PI_120
- #define LPDDR4__PI_BIST_ADDR_MODE__FLD LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MODE
- #define LPDDR4__DENALI_PI_120__PI_BIST_PAT_MODE_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_120__PI_BIST_PAT_MODE_SHIFT 24U
- #define LPDDR4__DENALI_PI_120__PI_BIST_PAT_MODE_WIDTH 2U
- #define LPDDR4__PI_BIST_PAT_MODE__REG DENALI_PI_120
- #define LPDDR4__PI_BIST_PAT_MODE__FLD LPDDR4__DENALI_PI_120__PI_BIST_PAT_MODE
- #define LPDDR4__DENALI_PI_121_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_121_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_121__PI_BIST_USER_PAT_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_121__PI_BIST_USER_PAT_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_121__PI_BIST_USER_PAT_0_WIDTH 32U
- #define LPDDR4__PI_BIST_USER_PAT_0__REG DENALI_PI_121
- #define LPDDR4__PI_BIST_USER_PAT_0__FLD LPDDR4__DENALI_PI_121__PI_BIST_USER_PAT_0
- #define LPDDR4__DENALI_PI_122_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_122_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_122__PI_BIST_USER_PAT_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_122__PI_BIST_USER_PAT_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_122__PI_BIST_USER_PAT_1_WIDTH 32U
- #define LPDDR4__PI_BIST_USER_PAT_1__REG DENALI_PI_122
- #define LPDDR4__PI_BIST_USER_PAT_1__FLD LPDDR4__DENALI_PI_122__PI_BIST_USER_PAT_1
- #define LPDDR4__DENALI_PI_123_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_123_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_123__PI_BIST_USER_PAT_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_123__PI_BIST_USER_PAT_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_123__PI_BIST_USER_PAT_2_WIDTH 32U
- #define LPDDR4__PI_BIST_USER_PAT_2__REG DENALI_PI_123
- #define LPDDR4__PI_BIST_USER_PAT_2__FLD LPDDR4__DENALI_PI_123__PI_BIST_USER_PAT_2
- #define LPDDR4__DENALI_PI_124_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_124_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_124__PI_BIST_USER_PAT_3_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_124__PI_BIST_USER_PAT_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_124__PI_BIST_USER_PAT_3_WIDTH 32U
- #define LPDDR4__PI_BIST_USER_PAT_3__REG DENALI_PI_124
- #define LPDDR4__PI_BIST_USER_PAT_3__FLD LPDDR4__DENALI_PI_124__PI_BIST_USER_PAT_3
- #define LPDDR4__DENALI_PI_125_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_125_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_125__PI_BIST_PAT_NUM_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_125__PI_BIST_PAT_NUM_SHIFT 0U
- #define LPDDR4__DENALI_PI_125__PI_BIST_PAT_NUM_WIDTH 4U
- #define LPDDR4__PI_BIST_PAT_NUM__REG DENALI_PI_125
- #define LPDDR4__PI_BIST_PAT_NUM__FLD LPDDR4__DENALI_PI_125__PI_BIST_PAT_NUM
- #define LPDDR4__DENALI_PI_126_READ_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_126_WRITE_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_126__PI_BIST_STAGE_0_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_126__PI_BIST_STAGE_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_126__PI_BIST_STAGE_0_WIDTH 30U
- #define LPDDR4__PI_BIST_STAGE_0__REG DENALI_PI_126
- #define LPDDR4__PI_BIST_STAGE_0__FLD LPDDR4__DENALI_PI_126__PI_BIST_STAGE_0
- #define LPDDR4__DENALI_PI_127_READ_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_127_WRITE_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_127__PI_BIST_STAGE_1_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_127__PI_BIST_STAGE_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_127__PI_BIST_STAGE_1_WIDTH 30U
- #define LPDDR4__PI_BIST_STAGE_1__REG DENALI_PI_127
- #define LPDDR4__PI_BIST_STAGE_1__FLD LPDDR4__DENALI_PI_127__PI_BIST_STAGE_1
- #define LPDDR4__DENALI_PI_128_READ_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_128_WRITE_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_128__PI_BIST_STAGE_2_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_128__PI_BIST_STAGE_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_128__PI_BIST_STAGE_2_WIDTH 30U
- #define LPDDR4__PI_BIST_STAGE_2__REG DENALI_PI_128
- #define LPDDR4__PI_BIST_STAGE_2__FLD LPDDR4__DENALI_PI_128__PI_BIST_STAGE_2
- #define LPDDR4__DENALI_PI_129_READ_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_129_WRITE_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_129__PI_BIST_STAGE_3_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_129__PI_BIST_STAGE_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_129__PI_BIST_STAGE_3_WIDTH 30U
- #define LPDDR4__PI_BIST_STAGE_3__REG DENALI_PI_129
- #define LPDDR4__PI_BIST_STAGE_3__FLD LPDDR4__DENALI_PI_129__PI_BIST_STAGE_3
- #define LPDDR4__DENALI_PI_130_READ_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_130_WRITE_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_130__PI_BIST_STAGE_4_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_130__PI_BIST_STAGE_4_SHIFT 0U
- #define LPDDR4__DENALI_PI_130__PI_BIST_STAGE_4_WIDTH 30U
- #define LPDDR4__PI_BIST_STAGE_4__REG DENALI_PI_130
- #define LPDDR4__PI_BIST_STAGE_4__FLD LPDDR4__DENALI_PI_130__PI_BIST_STAGE_4
- #define LPDDR4__DENALI_PI_131_READ_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_131_WRITE_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_131__PI_BIST_STAGE_5_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_131__PI_BIST_STAGE_5_SHIFT 0U
- #define LPDDR4__DENALI_PI_131__PI_BIST_STAGE_5_WIDTH 30U
- #define LPDDR4__PI_BIST_STAGE_5__REG DENALI_PI_131
- #define LPDDR4__PI_BIST_STAGE_5__FLD LPDDR4__DENALI_PI_131__PI_BIST_STAGE_5
- #define LPDDR4__DENALI_PI_132_READ_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_132_WRITE_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_132__PI_BIST_STAGE_6_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_132__PI_BIST_STAGE_6_SHIFT 0U
- #define LPDDR4__DENALI_PI_132__PI_BIST_STAGE_6_WIDTH 30U
- #define LPDDR4__PI_BIST_STAGE_6__REG DENALI_PI_132
- #define LPDDR4__PI_BIST_STAGE_6__FLD LPDDR4__DENALI_PI_132__PI_BIST_STAGE_6
- #define LPDDR4__DENALI_PI_133_READ_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_133_WRITE_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_133__PI_BIST_STAGE_7_MASK 0x3FFFFFFFU
- #define LPDDR4__DENALI_PI_133__PI_BIST_STAGE_7_SHIFT 0U
- #define LPDDR4__DENALI_PI_133__PI_BIST_STAGE_7_WIDTH 30U
- #define LPDDR4__PI_BIST_STAGE_7__REG DENALI_PI_133
- #define LPDDR4__PI_BIST_STAGE_7__FLD LPDDR4__DENALI_PI_133__PI_BIST_STAGE_7
- #define LPDDR4__DENALI_PI_134_READ_MASK 0x0101010FU
- #define LPDDR4__DENALI_PI_134_WRITE_MASK 0x0101010FU
- #define LPDDR4__DENALI_PI_134__PI_COL_DIFF_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_134__PI_COL_DIFF_SHIFT 0U
- #define LPDDR4__DENALI_PI_134__PI_COL_DIFF_WIDTH 4U
- #define LPDDR4__PI_COL_DIFF__REG DENALI_PI_134
- #define LPDDR4__PI_COL_DIFF__FLD LPDDR4__DENALI_PI_134__PI_COL_DIFF
- #define LPDDR4__DENALI_PI_134__PI_SELF_REFRESH_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_134__PI_SELF_REFRESH_EN_SHIFT 8U
- #define LPDDR4__DENALI_PI_134__PI_SELF_REFRESH_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_134__PI_SELF_REFRESH_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_134__PI_SELF_REFRESH_EN_WOSET 0U
- #define LPDDR4__PI_SELF_REFRESH_EN__REG DENALI_PI_134
- #define LPDDR4__PI_SELF_REFRESH_EN__FLD LPDDR4__DENALI_PI_134__PI_SELF_REFRESH_EN
- #define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_SHIFT 16U
- #define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_WOSET 0U
- #define LPDDR4__PI_PWRUP_SREFRESH_EXIT__REG DENALI_PI_134
- #define LPDDR4__PI_PWRUP_SREFRESH_EXIT__FLD LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT
- #define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_SHIFT 24U
- #define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_WIDTH 1U
- #define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_WOCLR 0U
- #define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_WOSET 0U
- #define LPDDR4__PI_SREFRESH_EXIT_NO_REFRESH__REG DENALI_PI_134
- #define LPDDR4__PI_SREFRESH_EXIT_NO_REFRESH__FLD LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH
- #define LPDDR4__DENALI_PI_135_READ_MASK 0x01010100U
- #define LPDDR4__DENALI_PI_135_WRITE_MASK 0x01010100U
- #define LPDDR4__DENALI_PI_135__PI_SREF_ENTRY_REQ_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_135__PI_SREF_ENTRY_REQ_SHIFT 0U
- #define LPDDR4__DENALI_PI_135__PI_SREF_ENTRY_REQ_WIDTH 1U
- #define LPDDR4__DENALI_PI_135__PI_SREF_ENTRY_REQ_WOCLR 0U
- #define LPDDR4__DENALI_PI_135__PI_SREF_ENTRY_REQ_WOSET 0U
- #define LPDDR4__PI_SREF_ENTRY_REQ__REG DENALI_PI_135
- #define LPDDR4__PI_SREF_ENTRY_REQ__FLD LPDDR4__DENALI_PI_135__PI_SREF_ENTRY_REQ
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_SHIFT 8U
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_WOSET 0U
- #define LPDDR4__PI_NO_MRW_BT_INIT__REG DENALI_PI_135
- #define LPDDR4__PI_NO_MRW_BT_INIT__FLD LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_SHIFT 16U
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_WOSET 0U
- #define LPDDR4__PI_NO_MRW_INIT__REG DENALI_PI_135
- #define LPDDR4__PI_NO_MRW_INIT__FLD LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT
- #define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_SHIFT 24U
- #define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_WOSET 0U
- #define LPDDR4__PI_NO_PHY_IND_TRAIN_INIT__REG DENALI_PI_135
- #define LPDDR4__PI_NO_PHY_IND_TRAIN_INIT__FLD LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT
- #define LPDDR4__DENALI_PI_136_READ_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_136_WRITE_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_136__PI_NO_AUTO_MRR_INIT_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_136__PI_NO_AUTO_MRR_INIT_SHIFT 0U
- #define LPDDR4__DENALI_PI_136__PI_NO_AUTO_MRR_INIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_136__PI_NO_AUTO_MRR_INIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_136__PI_NO_AUTO_MRR_INIT_WOSET 0U
- #define LPDDR4__PI_NO_AUTO_MRR_INIT__REG DENALI_PI_136
- #define LPDDR4__PI_NO_AUTO_MRR_INIT__FLD LPDDR4__DENALI_PI_136__PI_NO_AUTO_MRR_INIT
- #define LPDDR4__DENALI_PI_137_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_137_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_137__PI_TRST_PWRON_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_137__PI_TRST_PWRON_SHIFT 0U
- #define LPDDR4__DENALI_PI_137__PI_TRST_PWRON_WIDTH 32U
- #define LPDDR4__PI_TRST_PWRON__REG DENALI_PI_137
- #define LPDDR4__PI_TRST_PWRON__FLD LPDDR4__DENALI_PI_137__PI_TRST_PWRON
- #define LPDDR4__DENALI_PI_138_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_138_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_138__PI_CKE_INACTIVE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_138__PI_CKE_INACTIVE_SHIFT 0U
- #define LPDDR4__DENALI_PI_138__PI_CKE_INACTIVE_WIDTH 32U
- #define LPDDR4__PI_CKE_INACTIVE__REG DENALI_PI_138
- #define LPDDR4__PI_CKE_INACTIVE__FLD LPDDR4__DENALI_PI_138__PI_CKE_INACTIVE
- #define LPDDR4__DENALI_PI_139_READ_MASK 0xFFFF0101U
- #define LPDDR4__DENALI_PI_139_WRITE_MASK 0xFFFF0101U
- #define LPDDR4__DENALI_PI_139__PI_DLL_RST_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_139__PI_DLL_RST_SHIFT 0U
- #define LPDDR4__DENALI_PI_139__PI_DLL_RST_WIDTH 1U
- #define LPDDR4__DENALI_PI_139__PI_DLL_RST_WOCLR 0U
- #define LPDDR4__DENALI_PI_139__PI_DLL_RST_WOSET 0U
- #define LPDDR4__PI_DLL_RST__REG DENALI_PI_139
- #define LPDDR4__PI_DLL_RST__FLD LPDDR4__DENALI_PI_139__PI_DLL_RST
- #define LPDDR4__DENALI_PI_139__PI_DRAM_INIT_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_139__PI_DRAM_INIT_EN_SHIFT 8U
- #define LPDDR4__DENALI_PI_139__PI_DRAM_INIT_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_139__PI_DRAM_INIT_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_139__PI_DRAM_INIT_EN_WOSET 0U
- #define LPDDR4__PI_DRAM_INIT_EN__REG DENALI_PI_139
- #define LPDDR4__PI_DRAM_INIT_EN__FLD LPDDR4__DENALI_PI_139__PI_DRAM_INIT_EN
- #define LPDDR4__DENALI_PI_139__PI_DLL_RST_DELAY_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_PI_139__PI_DLL_RST_DELAY_SHIFT 16U
- #define LPDDR4__DENALI_PI_139__PI_DLL_RST_DELAY_WIDTH 16U
- #define LPDDR4__PI_DLL_RST_DELAY__REG DENALI_PI_139
- #define LPDDR4__PI_DLL_RST_DELAY__FLD LPDDR4__DENALI_PI_139__PI_DLL_RST_DELAY
- #define LPDDR4__DENALI_PI_140_READ_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_140_WRITE_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_140__PI_DLL_RST_ADJ_DLY_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_140__PI_DLL_RST_ADJ_DLY_SHIFT 0U
- #define LPDDR4__DENALI_PI_140__PI_DLL_RST_ADJ_DLY_WIDTH 8U
- #define LPDDR4__PI_DLL_RST_ADJ_DLY__REG DENALI_PI_140
- #define LPDDR4__PI_DLL_RST_ADJ_DLY__FLD LPDDR4__DENALI_PI_140__PI_DLL_RST_ADJ_DLY
- #define LPDDR4__DENALI_PI_141_READ_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_PI_141_WRITE_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_PI_141__PI_WRITE_MODEREG_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_PI_141__PI_WRITE_MODEREG_SHIFT 0U
- #define LPDDR4__DENALI_PI_141__PI_WRITE_MODEREG_WIDTH 26U
- #define LPDDR4__PI_WRITE_MODEREG__REG DENALI_PI_141
- #define LPDDR4__PI_WRITE_MODEREG__FLD LPDDR4__DENALI_PI_141__PI_WRITE_MODEREG
- #define LPDDR4__DENALI_PI_142_READ_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_PI_142_WRITE_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_PI_142__PI_MRW_STATUS_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_142__PI_MRW_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_PI_142__PI_MRW_STATUS_WIDTH 8U
- #define LPDDR4__PI_MRW_STATUS__REG DENALI_PI_142
- #define LPDDR4__PI_MRW_STATUS__FLD LPDDR4__DENALI_PI_142__PI_MRW_STATUS
- #define LPDDR4__DENALI_PI_142__PI_READ_MODEREG_MASK 0x01FFFF00U
- #define LPDDR4__DENALI_PI_142__PI_READ_MODEREG_SHIFT 8U
- #define LPDDR4__DENALI_PI_142__PI_READ_MODEREG_WIDTH 17U
- #define LPDDR4__PI_READ_MODEREG__REG DENALI_PI_142
- #define LPDDR4__PI_READ_MODEREG__FLD LPDDR4__DENALI_PI_142__PI_READ_MODEREG
- #define LPDDR4__DENALI_PI_143_READ_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_PI_143_WRITE_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_PI_143__PI_PERIPHERAL_MRR_DATA_0_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_143__PI_PERIPHERAL_MRR_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_143__PI_PERIPHERAL_MRR_DATA_0_WIDTH 24U
- #define LPDDR4__PI_PERIPHERAL_MRR_DATA_0__REG DENALI_PI_143
- #define LPDDR4__PI_PERIPHERAL_MRR_DATA_0__FLD LPDDR4__DENALI_PI_143__PI_PERIPHERAL_MRR_DATA_0
- #define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_SHIFT 24U
- #define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_WIDTH 1U
- #define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_WOCLR 0U
- #define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_WOSET 0U
- #define LPDDR4__PI_NO_ZQ_INIT__REG DENALI_PI_143
- #define LPDDR4__PI_NO_ZQ_INIT__FLD LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT
- #define LPDDR4__DENALI_PI_144_READ_MASK 0x0101000FU
- #define LPDDR4__DENALI_PI_144_WRITE_MASK 0x0101000FU
- #define LPDDR4__DENALI_PI_144__PI_RESERVED25_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_144__PI_RESERVED25_SHIFT 0U
- #define LPDDR4__DENALI_PI_144__PI_RESERVED25_WIDTH 4U
- #define LPDDR4__PI_RESERVED25__REG DENALI_PI_144
- #define LPDDR4__PI_RESERVED25__FLD LPDDR4__DENALI_PI_144__PI_RESERVED25
- #define LPDDR4__DENALI_PI_144__PI_RESERVED26_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_144__PI_RESERVED26_SHIFT 8U
- #define LPDDR4__DENALI_PI_144__PI_RESERVED26_WIDTH 4U
- #define LPDDR4__PI_RESERVED26__REG DENALI_PI_144
- #define LPDDR4__PI_RESERVED26__FLD LPDDR4__DENALI_PI_144__PI_RESERVED26
- #define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_SHIFT 16U
- #define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_WIDTH 1U
- #define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_WOCLR 0U
- #define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_WOSET 0U
- #define LPDDR4__PI_ZQ_REQ_PENDING__REG DENALI_PI_144
- #define LPDDR4__PI_ZQ_REQ_PENDING__FLD LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING
- #define LPDDR4__DENALI_PI_144__PI_RESERVED27_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_144__PI_RESERVED27_SHIFT 24U
- #define LPDDR4__DENALI_PI_144__PI_RESERVED27_WIDTH 1U
- #define LPDDR4__DENALI_PI_144__PI_RESERVED27_WOCLR 0U
- #define LPDDR4__DENALI_PI_144__PI_RESERVED27_WOSET 0U
- #define LPDDR4__PI_RESERVED27__REG DENALI_PI_144
- #define LPDDR4__PI_RESERVED27__FLD LPDDR4__DENALI_PI_144__PI_RESERVED27
- #define LPDDR4__DENALI_PI_145_READ_MASK 0xFF010F07U
- #define LPDDR4__DENALI_PI_145_WRITE_MASK 0xFF010F07U
- #define LPDDR4__DENALI_PI_145__PI_RESERVED28_MASK 0x00000007U
- #define LPDDR4__DENALI_PI_145__PI_RESERVED28_SHIFT 0U
- #define LPDDR4__DENALI_PI_145__PI_RESERVED28_WIDTH 3U
- #define LPDDR4__PI_RESERVED28__REG DENALI_PI_145
- #define LPDDR4__PI_RESERVED28__FLD LPDDR4__DENALI_PI_145__PI_RESERVED28
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_SRC_SEL_0_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_SRC_SEL_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_SRC_SEL_0_WIDTH 4U
- #define LPDDR4__PI_MONITOR_SRC_SEL_0__REG DENALI_PI_145
- #define LPDDR4__PI_MONITOR_SRC_SEL_0__FLD LPDDR4__DENALI_PI_145__PI_MONITOR_SRC_SEL_0
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_WIDTH 1U
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_WOCLR 0U
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_WOSET 0U
- #define LPDDR4__PI_MONITOR_CAP_SEL_0__REG DENALI_PI_145
- #define LPDDR4__PI_MONITOR_CAP_SEL_0__FLD LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_145__PI_MONITOR_0_WIDTH 8U
- #define LPDDR4__PI_MONITOR_0__REG DENALI_PI_145
- #define LPDDR4__PI_MONITOR_0__FLD LPDDR4__DENALI_PI_145__PI_MONITOR_0
- #define LPDDR4__DENALI_PI_146_READ_MASK 0x0FFF010FU
- #define LPDDR4__DENALI_PI_146_WRITE_MASK 0x0FFF010FU
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_1_WIDTH 4U
- #define LPDDR4__PI_MONITOR_SRC_SEL_1__REG DENALI_PI_146
- #define LPDDR4__PI_MONITOR_SRC_SEL_1__FLD LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_1
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_WIDTH 1U
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_WOCLR 0U
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_WOSET 0U
- #define LPDDR4__PI_MONITOR_CAP_SEL_1__REG DENALI_PI_146
- #define LPDDR4__PI_MONITOR_CAP_SEL_1__FLD LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_1_WIDTH 8U
- #define LPDDR4__PI_MONITOR_1__REG DENALI_PI_146
- #define LPDDR4__PI_MONITOR_1__FLD LPDDR4__DENALI_PI_146__PI_MONITOR_1
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_2_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_2_WIDTH 4U
- #define LPDDR4__PI_MONITOR_SRC_SEL_2__REG DENALI_PI_146
- #define LPDDR4__PI_MONITOR_SRC_SEL_2__FLD LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_2
- #define LPDDR4__DENALI_PI_147_READ_MASK 0x010FFF01U
- #define LPDDR4__DENALI_PI_147_WRITE_MASK 0x010FFF01U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_WIDTH 1U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_WOCLR 0U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_WOSET 0U
- #define LPDDR4__PI_MONITOR_CAP_SEL_2__REG DENALI_PI_147
- #define LPDDR4__PI_MONITOR_CAP_SEL_2__FLD LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_2_WIDTH 8U
- #define LPDDR4__PI_MONITOR_2__REG DENALI_PI_147
- #define LPDDR4__PI_MONITOR_2__FLD LPDDR4__DENALI_PI_147__PI_MONITOR_2
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_SRC_SEL_3_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_SRC_SEL_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_SRC_SEL_3_WIDTH 4U
- #define LPDDR4__PI_MONITOR_SRC_SEL_3__REG DENALI_PI_147
- #define LPDDR4__PI_MONITOR_SRC_SEL_3__FLD LPDDR4__DENALI_PI_147__PI_MONITOR_SRC_SEL_3
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_SHIFT 24U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_WIDTH 1U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_WOCLR 0U
- #define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_WOSET 0U
- #define LPDDR4__PI_MONITOR_CAP_SEL_3__REG DENALI_PI_147
- #define LPDDR4__PI_MONITOR_CAP_SEL_3__FLD LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3
- #define LPDDR4__DENALI_PI_148_READ_MASK 0xFF010FFFU
- #define LPDDR4__DENALI_PI_148_WRITE_MASK 0xFF010FFFU
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_3_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_3_WIDTH 8U
- #define LPDDR4__PI_MONITOR_3__REG DENALI_PI_148
- #define LPDDR4__PI_MONITOR_3__FLD LPDDR4__DENALI_PI_148__PI_MONITOR_3
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_SRC_SEL_4_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_SRC_SEL_4_SHIFT 8U
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_SRC_SEL_4_WIDTH 4U
- #define LPDDR4__PI_MONITOR_SRC_SEL_4__REG DENALI_PI_148
- #define LPDDR4__PI_MONITOR_SRC_SEL_4__FLD LPDDR4__DENALI_PI_148__PI_MONITOR_SRC_SEL_4
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_SHIFT 16U
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_WIDTH 1U
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_WOCLR 0U
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_WOSET 0U
- #define LPDDR4__PI_MONITOR_CAP_SEL_4__REG DENALI_PI_148
- #define LPDDR4__PI_MONITOR_CAP_SEL_4__FLD LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_4_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_4_SHIFT 24U
- #define LPDDR4__DENALI_PI_148__PI_MONITOR_4_WIDTH 8U
- #define LPDDR4__PI_MONITOR_4__REG DENALI_PI_148
- #define LPDDR4__PI_MONITOR_4__FLD LPDDR4__DENALI_PI_148__PI_MONITOR_4
- #define LPDDR4__DENALI_PI_149_READ_MASK 0x0FFF010FU
- #define LPDDR4__DENALI_PI_149_WRITE_MASK 0x0FFF010FU
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_5_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_5_SHIFT 0U
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_5_WIDTH 4U
- #define LPDDR4__PI_MONITOR_SRC_SEL_5__REG DENALI_PI_149
- #define LPDDR4__PI_MONITOR_SRC_SEL_5__FLD LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_5
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_SHIFT 8U
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_WIDTH 1U
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_WOCLR 0U
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_WOSET 0U
- #define LPDDR4__PI_MONITOR_CAP_SEL_5__REG DENALI_PI_149
- #define LPDDR4__PI_MONITOR_CAP_SEL_5__FLD LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_5_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_5_SHIFT 16U
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_5_WIDTH 8U
- #define LPDDR4__PI_MONITOR_5__REG DENALI_PI_149
- #define LPDDR4__PI_MONITOR_5__FLD LPDDR4__DENALI_PI_149__PI_MONITOR_5
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_6_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_6_SHIFT 24U
- #define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_6_WIDTH 4U
- #define LPDDR4__PI_MONITOR_SRC_SEL_6__REG DENALI_PI_149
- #define LPDDR4__PI_MONITOR_SRC_SEL_6__FLD LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_6
- #define LPDDR4__DENALI_PI_150_READ_MASK 0x010FFF01U
- #define LPDDR4__DENALI_PI_150_WRITE_MASK 0x010FFF01U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_SHIFT 0U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_WIDTH 1U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_WOCLR 0U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_WOSET 0U
- #define LPDDR4__PI_MONITOR_CAP_SEL_6__REG DENALI_PI_150
- #define LPDDR4__PI_MONITOR_CAP_SEL_6__FLD LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_6_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_6_SHIFT 8U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_6_WIDTH 8U
- #define LPDDR4__PI_MONITOR_6__REG DENALI_PI_150
- #define LPDDR4__PI_MONITOR_6__FLD LPDDR4__DENALI_PI_150__PI_MONITOR_6
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_SRC_SEL_7_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_SRC_SEL_7_SHIFT 16U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_SRC_SEL_7_WIDTH 4U
- #define LPDDR4__PI_MONITOR_SRC_SEL_7__REG DENALI_PI_150
- #define LPDDR4__PI_MONITOR_SRC_SEL_7__FLD LPDDR4__DENALI_PI_150__PI_MONITOR_SRC_SEL_7
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_SHIFT 24U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_WIDTH 1U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_WOCLR 0U
- #define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_WOSET 0U
- #define LPDDR4__PI_MONITOR_CAP_SEL_7__REG DENALI_PI_150
- #define LPDDR4__PI_MONITOR_CAP_SEL_7__FLD LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7
- #define LPDDR4__DENALI_PI_151_READ_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_151_WRITE_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_151__PI_MONITOR_7_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_151__PI_MONITOR_7_SHIFT 0U
- #define LPDDR4__DENALI_PI_151__PI_MONITOR_7_WIDTH 8U
- #define LPDDR4__PI_MONITOR_7__REG DENALI_PI_151
- #define LPDDR4__PI_MONITOR_7__FLD LPDDR4__DENALI_PI_151__PI_MONITOR_7
- #define LPDDR4__DENALI_PI_152__PI_MONITOR_STROBE_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_152__PI_MONITOR_STROBE_SHIFT 0U
- #define LPDDR4__DENALI_PI_152__PI_MONITOR_STROBE_WIDTH 8U
- #define LPDDR4__PI_MONITOR_STROBE__REG DENALI_PI_152
- #define LPDDR4__PI_MONITOR_STROBE__FLD LPDDR4__DENALI_PI_152__PI_MONITOR_STROBE
- #define LPDDR4__DENALI_PI_153_READ_MASK 0x011F1F01U
- #define LPDDR4__DENALI_PI_153_WRITE_MASK 0x011F1F01U
- #define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_SHIFT 0U
- #define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_WIDTH 1U
- #define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_WOCLR 0U
- #define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_WOSET 0U
- #define LPDDR4__PI_DLL_LOCK__REG DENALI_PI_153
- #define LPDDR4__PI_DLL_LOCK__FLD LPDDR4__DENALI_PI_153__PI_DLL_LOCK
- #define LPDDR4__DENALI_PI_153__PI_FREQ_NUMBER_STATUS_MASK 0x00001F00U
- #define LPDDR4__DENALI_PI_153__PI_FREQ_NUMBER_STATUS_SHIFT 8U
- #define LPDDR4__DENALI_PI_153__PI_FREQ_NUMBER_STATUS_WIDTH 5U
- #define LPDDR4__PI_FREQ_NUMBER_STATUS__REG DENALI_PI_153
- #define LPDDR4__PI_FREQ_NUMBER_STATUS__FLD LPDDR4__DENALI_PI_153__PI_FREQ_NUMBER_STATUS
- #define LPDDR4__DENALI_PI_153__PI_FREQ_RETENTION_NUM_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_153__PI_FREQ_RETENTION_NUM_SHIFT 16U
- #define LPDDR4__DENALI_PI_153__PI_FREQ_RETENTION_NUM_WIDTH 5U
- #define LPDDR4__PI_FREQ_RETENTION_NUM__REG DENALI_PI_153
- #define LPDDR4__PI_FREQ_RETENTION_NUM__FLD LPDDR4__DENALI_PI_153__PI_FREQ_RETENTION_NUM
- #define LPDDR4__DENALI_PI_153__PI_RESERVED29_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_153__PI_RESERVED29_SHIFT 24U
- #define LPDDR4__DENALI_PI_153__PI_RESERVED29_WIDTH 1U
- #define LPDDR4__DENALI_PI_153__PI_RESERVED29_WOCLR 0U
- #define LPDDR4__DENALI_PI_153__PI_RESERVED29_WOSET 0U
- #define LPDDR4__PI_RESERVED29__REG DENALI_PI_153
- #define LPDDR4__PI_RESERVED29__FLD LPDDR4__DENALI_PI_153__PI_RESERVED29
- #define LPDDR4__DENALI_PI_154_READ_MASK 0x01010103U
- #define LPDDR4__DENALI_PI_154_WRITE_MASK 0x01010103U
- #define LPDDR4__DENALI_PI_154__PI_PHYMSTR_TYPE_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_154__PI_PHYMSTR_TYPE_SHIFT 0U
- #define LPDDR4__DENALI_PI_154__PI_PHYMSTR_TYPE_WIDTH 2U
- #define LPDDR4__PI_PHYMSTR_TYPE__REG DENALI_PI_154
- #define LPDDR4__PI_PHYMSTR_TYPE__FLD LPDDR4__DENALI_PI_154__PI_PHYMSTR_TYPE
- #define LPDDR4__DENALI_PI_154__PI_RESERVED30_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_154__PI_RESERVED30_SHIFT 8U
- #define LPDDR4__DENALI_PI_154__PI_RESERVED30_WIDTH 1U
- #define LPDDR4__DENALI_PI_154__PI_RESERVED30_WOCLR 0U
- #define LPDDR4__DENALI_PI_154__PI_RESERVED30_WOSET 0U
- #define LPDDR4__PI_RESERVED30__REG DENALI_PI_154
- #define LPDDR4__PI_RESERVED30__FLD LPDDR4__DENALI_PI_154__PI_RESERVED30
- #define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_SHIFT 16U
- #define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_WOSET 0U
- #define LPDDR4__PI_POWER_REDUC_EN__REG DENALI_PI_154
- #define LPDDR4__PI_POWER_REDUC_EN__FLD LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN
- #define LPDDR4__DENALI_PI_154__PI_RESERVED31_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_154__PI_RESERVED31_SHIFT 24U
- #define LPDDR4__DENALI_PI_154__PI_RESERVED31_WIDTH 1U
- #define LPDDR4__DENALI_PI_154__PI_RESERVED31_WOCLR 0U
- #define LPDDR4__DENALI_PI_154__PI_RESERVED31_WOSET 0U
- #define LPDDR4__PI_RESERVED31__REG DENALI_PI_154
- #define LPDDR4__PI_RESERVED31__FLD LPDDR4__DENALI_PI_154__PI_RESERVED31
- #define LPDDR4__DENALI_PI_155_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_155_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED32_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED32_SHIFT 0U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED32_WIDTH 1U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED32_WOCLR 0U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED32_WOSET 0U
- #define LPDDR4__PI_RESERVED32__REG DENALI_PI_155
- #define LPDDR4__PI_RESERVED32__FLD LPDDR4__DENALI_PI_155__PI_RESERVED32
- #define LPDDR4__DENALI_PI_155__PI_RESERVED33_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED33_SHIFT 8U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED33_WIDTH 1U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED33_WOCLR 0U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED33_WOSET 0U
- #define LPDDR4__PI_RESERVED33__REG DENALI_PI_155
- #define LPDDR4__PI_RESERVED33__FLD LPDDR4__DENALI_PI_155__PI_RESERVED33
- #define LPDDR4__DENALI_PI_155__PI_RESERVED34_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED34_SHIFT 16U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED34_WIDTH 1U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED34_WOCLR 0U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED34_WOSET 0U
- #define LPDDR4__PI_RESERVED34__REG DENALI_PI_155
- #define LPDDR4__PI_RESERVED34__FLD LPDDR4__DENALI_PI_155__PI_RESERVED34
- #define LPDDR4__DENALI_PI_155__PI_RESERVED35_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED35_SHIFT 24U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED35_WIDTH 1U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED35_WOCLR 0U
- #define LPDDR4__DENALI_PI_155__PI_RESERVED35_WOSET 0U
- #define LPDDR4__PI_RESERVED35__REG DENALI_PI_155
- #define LPDDR4__PI_RESERVED35__FLD LPDDR4__DENALI_PI_155__PI_RESERVED35
- #define LPDDR4__DENALI_PI_156_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_156_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED36_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED36_SHIFT 0U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED36_WIDTH 1U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED36_WOCLR 0U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED36_WOSET 0U
- #define LPDDR4__PI_RESERVED36__REG DENALI_PI_156
- #define LPDDR4__PI_RESERVED36__FLD LPDDR4__DENALI_PI_156__PI_RESERVED36
- #define LPDDR4__DENALI_PI_156__PI_RESERVED37_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED37_SHIFT 8U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED37_WIDTH 1U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED37_WOCLR 0U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED37_WOSET 0U
- #define LPDDR4__PI_RESERVED37__REG DENALI_PI_156
- #define LPDDR4__PI_RESERVED37__FLD LPDDR4__DENALI_PI_156__PI_RESERVED37
- #define LPDDR4__DENALI_PI_156__PI_RESERVED38_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED38_SHIFT 16U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED38_WIDTH 1U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED38_WOCLR 0U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED38_WOSET 0U
- #define LPDDR4__PI_RESERVED38__REG DENALI_PI_156
- #define LPDDR4__PI_RESERVED38__FLD LPDDR4__DENALI_PI_156__PI_RESERVED38
- #define LPDDR4__DENALI_PI_156__PI_RESERVED39_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED39_SHIFT 24U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED39_WIDTH 1U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED39_WOCLR 0U
- #define LPDDR4__DENALI_PI_156__PI_RESERVED39_WOSET 0U
- #define LPDDR4__PI_RESERVED39__REG DENALI_PI_156
- #define LPDDR4__PI_RESERVED39__FLD LPDDR4__DENALI_PI_156__PI_RESERVED39
- #define LPDDR4__DENALI_PI_157_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_157_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED40_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED40_SHIFT 0U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED40_WIDTH 1U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED40_WOCLR 0U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED40_WOSET 0U
- #define LPDDR4__PI_RESERVED40__REG DENALI_PI_157
- #define LPDDR4__PI_RESERVED40__FLD LPDDR4__DENALI_PI_157__PI_RESERVED40
- #define LPDDR4__DENALI_PI_157__PI_RESERVED41_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED41_SHIFT 8U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED41_WIDTH 1U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED41_WOCLR 0U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED41_WOSET 0U
- #define LPDDR4__PI_RESERVED41__REG DENALI_PI_157
- #define LPDDR4__PI_RESERVED41__FLD LPDDR4__DENALI_PI_157__PI_RESERVED41
- #define LPDDR4__DENALI_PI_157__PI_RESERVED42_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED42_SHIFT 16U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED42_WIDTH 1U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED42_WOCLR 0U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED42_WOSET 0U
- #define LPDDR4__PI_RESERVED42__REG DENALI_PI_157
- #define LPDDR4__PI_RESERVED42__FLD LPDDR4__DENALI_PI_157__PI_RESERVED42
- #define LPDDR4__DENALI_PI_157__PI_RESERVED43_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED43_SHIFT 24U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED43_WIDTH 1U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED43_WOCLR 0U
- #define LPDDR4__DENALI_PI_157__PI_RESERVED43_WOSET 0U
- #define LPDDR4__PI_RESERVED43__REG DENALI_PI_157
- #define LPDDR4__PI_RESERVED43__FLD LPDDR4__DENALI_PI_157__PI_RESERVED43
- #define LPDDR4__DENALI_PI_158_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_158_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED44_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED44_SHIFT 0U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED44_WIDTH 1U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED44_WOCLR 0U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED44_WOSET 0U
- #define LPDDR4__PI_RESERVED44__REG DENALI_PI_158
- #define LPDDR4__PI_RESERVED44__FLD LPDDR4__DENALI_PI_158__PI_RESERVED44
- #define LPDDR4__DENALI_PI_158__PI_RESERVED45_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED45_SHIFT 8U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED45_WIDTH 1U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED45_WOCLR 0U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED45_WOSET 0U
- #define LPDDR4__PI_RESERVED45__REG DENALI_PI_158
- #define LPDDR4__PI_RESERVED45__FLD LPDDR4__DENALI_PI_158__PI_RESERVED45
- #define LPDDR4__DENALI_PI_158__PI_RESERVED46_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED46_SHIFT 16U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED46_WIDTH 1U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED46_WOCLR 0U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED46_WOSET 0U
- #define LPDDR4__PI_RESERVED46__REG DENALI_PI_158
- #define LPDDR4__PI_RESERVED46__FLD LPDDR4__DENALI_PI_158__PI_RESERVED46
- #define LPDDR4__DENALI_PI_158__PI_RESERVED47_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED47_SHIFT 24U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED47_WIDTH 1U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED47_WOCLR 0U
- #define LPDDR4__DENALI_PI_158__PI_RESERVED47_WOSET 0U
- #define LPDDR4__PI_RESERVED47__REG DENALI_PI_158
- #define LPDDR4__PI_RESERVED47__FLD LPDDR4__DENALI_PI_158__PI_RESERVED47
- #define LPDDR4__DENALI_PI_159_READ_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_PI_159_WRITE_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_PI_159__PI_WRLVL_MAX_STROBE_PEND_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_159__PI_WRLVL_MAX_STROBE_PEND_SHIFT 0U
- #define LPDDR4__DENALI_PI_159__PI_WRLVL_MAX_STROBE_PEND_WIDTH 8U
- #define LPDDR4__PI_WRLVL_MAX_STROBE_PEND__REG DENALI_PI_159
- #define LPDDR4__PI_WRLVL_MAX_STROBE_PEND__FLD LPDDR4__DENALI_PI_159__PI_WRLVL_MAX_STROBE_PEND
- #define LPDDR4__DENALI_PI_159__PI_TREFBW_THR_MASK 0x0001FF00U
- #define LPDDR4__DENALI_PI_159__PI_TREFBW_THR_SHIFT 8U
- #define LPDDR4__DENALI_PI_159__PI_TREFBW_THR_WIDTH 9U
- #define LPDDR4__PI_TREFBW_THR__REG DENALI_PI_159
- #define LPDDR4__PI_TREFBW_THR__FLD LPDDR4__DENALI_PI_159__PI_TREFBW_THR
- #define LPDDR4__DENALI_PI_160_READ_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_160_WRITE_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_160__PI_FREQ_CHANGE_REG_COPY_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_160__PI_FREQ_CHANGE_REG_COPY_SHIFT 0U
- #define LPDDR4__DENALI_PI_160__PI_FREQ_CHANGE_REG_COPY_WIDTH 5U
- #define LPDDR4__PI_FREQ_CHANGE_REG_COPY__REG DENALI_PI_160
- #define LPDDR4__PI_FREQ_CHANGE_REG_COPY__FLD LPDDR4__DENALI_PI_160__PI_FREQ_CHANGE_REG_COPY
- #define LPDDR4__DENALI_PI_161_READ_MASK 0x0F011F01U
- #define LPDDR4__DENALI_PI_161_WRITE_MASK 0x0F011F01U
- #define LPDDR4__DENALI_PI_161__PI_FREQ_SEL_FROM_REGIF_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_161__PI_FREQ_SEL_FROM_REGIF_SHIFT 0U
- #define LPDDR4__DENALI_PI_161__PI_FREQ_SEL_FROM_REGIF_WIDTH 1U
- #define LPDDR4__DENALI_PI_161__PI_FREQ_SEL_FROM_REGIF_WOCLR 0U
- #define LPDDR4__DENALI_PI_161__PI_FREQ_SEL_FROM_REGIF_WOSET 0U
- #define LPDDR4__PI_FREQ_SEL_FROM_REGIF__REG DENALI_PI_161
- #define LPDDR4__PI_FREQ_SEL_FROM_REGIF__FLD LPDDR4__DENALI_PI_161__PI_FREQ_SEL_FROM_REGIF
- #define LPDDR4__DENALI_PI_161__PI_RESERVED48_MASK 0x00001F00U
- #define LPDDR4__DENALI_PI_161__PI_RESERVED48_SHIFT 8U
- #define LPDDR4__DENALI_PI_161__PI_RESERVED48_WIDTH 5U
- #define LPDDR4__PI_RESERVED48__REG DENALI_PI_161
- #define LPDDR4__PI_RESERVED48__FLD LPDDR4__DENALI_PI_161__PI_RESERVED48
- #define LPDDR4__DENALI_PI_161__PI_PARALLEL_CALVL_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_161__PI_PARALLEL_CALVL_EN_SHIFT 16U
- #define LPDDR4__DENALI_PI_161__PI_PARALLEL_CALVL_EN_WIDTH 1U
- #define LPDDR4__DENALI_PI_161__PI_PARALLEL_CALVL_EN_WOCLR 0U
- #define LPDDR4__DENALI_PI_161__PI_PARALLEL_CALVL_EN_WOSET 0U
- #define LPDDR4__PI_PARALLEL_CALVL_EN__REG DENALI_PI_161
- #define LPDDR4__PI_PARALLEL_CALVL_EN__FLD LPDDR4__DENALI_PI_161__PI_PARALLEL_CALVL_EN
- #define LPDDR4__DENALI_PI_161__PI_CATR_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_161__PI_CATR_SHIFT 24U
- #define LPDDR4__DENALI_PI_161__PI_CATR_WIDTH 4U
- #define LPDDR4__PI_CATR__REG DENALI_PI_161
- #define LPDDR4__PI_CATR__FLD LPDDR4__DENALI_PI_161__PI_CATR
- #define LPDDR4__DENALI_PI_162_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_162_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_SHIFT 0U
- #define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_WIDTH 1U
- #define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_WOCLR 0U
- #define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_WOSET 0U
- #define LPDDR4__PI_NO_CATR_READ__REG DENALI_PI_162
- #define LPDDR4__PI_NO_CATR_READ__FLD LPDDR4__DENALI_PI_162__PI_NO_CATR_READ
- #define LPDDR4__DENALI_PI_162__PI_MASK_INIT_COMPLETE_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_162__PI_MASK_INIT_COMPLETE_SHIFT 8U
- #define LPDDR4__DENALI_PI_162__PI_MASK_INIT_COMPLETE_WIDTH 1U
- #define LPDDR4__DENALI_PI_162__PI_MASK_INIT_COMPLETE_WOCLR 0U
- #define LPDDR4__DENALI_PI_162__PI_MASK_INIT_COMPLETE_WOSET 0U
- #define LPDDR4__PI_MASK_INIT_COMPLETE__REG DENALI_PI_162
- #define LPDDR4__PI_MASK_INIT_COMPLETE__FLD LPDDR4__DENALI_PI_162__PI_MASK_INIT_COMPLETE
- #define LPDDR4__DENALI_PI_162__PI_DISCONNECT_MC_MASK 0x00010000U
- #define LPDDR4__DENALI_PI_162__PI_DISCONNECT_MC_SHIFT 16U
- #define LPDDR4__DENALI_PI_162__PI_DISCONNECT_MC_WIDTH 1U
- #define LPDDR4__DENALI_PI_162__PI_DISCONNECT_MC_WOCLR 0U
- #define LPDDR4__DENALI_PI_162__PI_DISCONNECT_MC_WOSET 0U
- #define LPDDR4__PI_DISCONNECT_MC__REG DENALI_PI_162
- #define LPDDR4__PI_DISCONNECT_MC__FLD LPDDR4__DENALI_PI_162__PI_DISCONNECT_MC
- #define LPDDR4__DENALI_PI_162__PI_NOTCARE_MC_INIT_START_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_162__PI_NOTCARE_MC_INIT_START_SHIFT 24U
- #define LPDDR4__DENALI_PI_162__PI_NOTCARE_MC_INIT_START_WIDTH 1U
- #define LPDDR4__DENALI_PI_162__PI_NOTCARE_MC_INIT_START_WOCLR 0U
- #define LPDDR4__DENALI_PI_162__PI_NOTCARE_MC_INIT_START_WOSET 0U
- #define LPDDR4__PI_NOTCARE_MC_INIT_START__REG DENALI_PI_162
- #define LPDDR4__PI_NOTCARE_MC_INIT_START__FLD LPDDR4__DENALI_PI_162__PI_NOTCARE_MC_INIT_START
- #define LPDDR4__DENALI_PI_163_READ_MASK 0xFFFFFF01U
- #define LPDDR4__DENALI_PI_163_WRITE_MASK 0xFFFFFF01U
- #define LPDDR4__DENALI_PI_163__PI_TRACE_MC_MR13_MASK 0x00000001U
- #define LPDDR4__DENALI_PI_163__PI_TRACE_MC_MR13_SHIFT 0U
- #define LPDDR4__DENALI_PI_163__PI_TRACE_MC_MR13_WIDTH 1U
- #define LPDDR4__DENALI_PI_163__PI_TRACE_MC_MR13_WOCLR 0U
- #define LPDDR4__DENALI_PI_163__PI_TRACE_MC_MR13_WOSET 0U
- #define LPDDR4__PI_TRACE_MC_MR13__REG DENALI_PI_163
- #define LPDDR4__PI_TRACE_MC_MR13__FLD LPDDR4__DENALI_PI_163__PI_TRACE_MC_MR13
- #define LPDDR4__DENALI_PI_163__PI_TSDO_F0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_163__PI_TSDO_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_163__PI_TSDO_F0_WIDTH 8U
- #define LPDDR4__PI_TSDO_F0__REG DENALI_PI_163
- #define LPDDR4__PI_TSDO_F0__FLD LPDDR4__DENALI_PI_163__PI_TSDO_F0
- #define LPDDR4__DENALI_PI_163__PI_TSDO_F1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_163__PI_TSDO_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_163__PI_TSDO_F1_WIDTH 8U
- #define LPDDR4__PI_TSDO_F1__REG DENALI_PI_163
- #define LPDDR4__PI_TSDO_F1__FLD LPDDR4__DENALI_PI_163__PI_TSDO_F1
- #define LPDDR4__DENALI_PI_163__PI_TSDO_F2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_163__PI_TSDO_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_163__PI_TSDO_F2_WIDTH 8U
- #define LPDDR4__PI_TSDO_F2__REG DENALI_PI_163
- #define LPDDR4__PI_TSDO_F2__FLD LPDDR4__DENALI_PI_163__PI_TSDO_F2
- #define LPDDR4__DENALI_PI_164_READ_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_164_WRITE_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_164__PI_TDELAY_RDWR_2_BUS_IDLE_F0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_164__PI_TDELAY_RDWR_2_BUS_IDLE_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_164__PI_TDELAY_RDWR_2_BUS_IDLE_F0_WIDTH 8U
- #define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F0__REG DENALI_PI_164
- #define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F0__FLD LPDDR4__DENALI_PI_164__PI_TDELAY_RDWR_2_BUS_IDLE_F0
- #define LPDDR4__DENALI_PI_165_READ_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_165_WRITE_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_165__PI_TDELAY_RDWR_2_BUS_IDLE_F1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_165__PI_TDELAY_RDWR_2_BUS_IDLE_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_165__PI_TDELAY_RDWR_2_BUS_IDLE_F1_WIDTH 8U
- #define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F1__REG DENALI_PI_165
- #define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F1__FLD LPDDR4__DENALI_PI_165__PI_TDELAY_RDWR_2_BUS_IDLE_F1
- #define LPDDR4__DENALI_PI_166_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_166_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_166__PI_TDELAY_RDWR_2_BUS_IDLE_F2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_166__PI_TDELAY_RDWR_2_BUS_IDLE_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_166__PI_TDELAY_RDWR_2_BUS_IDLE_F2_WIDTH 8U
- #define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F2__REG DENALI_PI_166
- #define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F2__FLD LPDDR4__DENALI_PI_166__PI_TDELAY_RDWR_2_BUS_IDLE_F2
- #define LPDDR4__DENALI_PI_166__PI_ZQINIT_F0_MASK 0x000FFF00U
- #define LPDDR4__DENALI_PI_166__PI_ZQINIT_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_166__PI_ZQINIT_F0_WIDTH 12U
- #define LPDDR4__PI_ZQINIT_F0__REG DENALI_PI_166
- #define LPDDR4__PI_ZQINIT_F0__FLD LPDDR4__DENALI_PI_166__PI_ZQINIT_F0
- #define LPDDR4__DENALI_PI_167_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_167_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_167__PI_ZQINIT_F1_MASK 0x00000FFFU
- #define LPDDR4__DENALI_PI_167__PI_ZQINIT_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_167__PI_ZQINIT_F1_WIDTH 12U
- #define LPDDR4__PI_ZQINIT_F1__REG DENALI_PI_167
- #define LPDDR4__PI_ZQINIT_F1__FLD LPDDR4__DENALI_PI_167__PI_ZQINIT_F1
- #define LPDDR4__DENALI_PI_167__PI_ZQINIT_F2_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_PI_167__PI_ZQINIT_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_167__PI_ZQINIT_F2_WIDTH 12U
- #define LPDDR4__PI_ZQINIT_F2__REG DENALI_PI_167
- #define LPDDR4__PI_ZQINIT_F2__FLD LPDDR4__DENALI_PI_167__PI_ZQINIT_F2
- #define LPDDR4__DENALI_PI_168_READ_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_PI_168_WRITE_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_PI_168__PI_WRLAT_F0_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_168__PI_WRLAT_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_168__PI_WRLAT_F0_WIDTH 7U
- #define LPDDR4__PI_WRLAT_F0__REG DENALI_PI_168
- #define LPDDR4__PI_WRLAT_F0__FLD LPDDR4__DENALI_PI_168__PI_WRLAT_F0
- #define LPDDR4__DENALI_PI_168__PI_CASLAT_LIN_F0_MASK 0x00007F00U
- #define LPDDR4__DENALI_PI_168__PI_CASLAT_LIN_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_168__PI_CASLAT_LIN_F0_WIDTH 7U
- #define LPDDR4__PI_CASLAT_LIN_F0__REG DENALI_PI_168
- #define LPDDR4__PI_CASLAT_LIN_F0__FLD LPDDR4__DENALI_PI_168__PI_CASLAT_LIN_F0
- #define LPDDR4__DENALI_PI_168__PI_WRLAT_F1_MASK 0x007F0000U
- #define LPDDR4__DENALI_PI_168__PI_WRLAT_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_168__PI_WRLAT_F1_WIDTH 7U
- #define LPDDR4__PI_WRLAT_F1__REG DENALI_PI_168
- #define LPDDR4__PI_WRLAT_F1__FLD LPDDR4__DENALI_PI_168__PI_WRLAT_F1
- #define LPDDR4__DENALI_PI_168__PI_CASLAT_LIN_F1_MASK 0x7F000000U
- #define LPDDR4__DENALI_PI_168__PI_CASLAT_LIN_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_168__PI_CASLAT_LIN_F1_WIDTH 7U
- #define LPDDR4__PI_CASLAT_LIN_F1__REG DENALI_PI_168
- #define LPDDR4__PI_CASLAT_LIN_F1__FLD LPDDR4__DENALI_PI_168__PI_CASLAT_LIN_F1
- #define LPDDR4__DENALI_PI_169_READ_MASK 0x03FF7F7FU
- #define LPDDR4__DENALI_PI_169_WRITE_MASK 0x03FF7F7FU
- #define LPDDR4__DENALI_PI_169__PI_WRLAT_F2_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_169__PI_WRLAT_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_169__PI_WRLAT_F2_WIDTH 7U
- #define LPDDR4__PI_WRLAT_F2__REG DENALI_PI_169
- #define LPDDR4__PI_WRLAT_F2__FLD LPDDR4__DENALI_PI_169__PI_WRLAT_F2
- #define LPDDR4__DENALI_PI_169__PI_CASLAT_LIN_F2_MASK 0x00007F00U
- #define LPDDR4__DENALI_PI_169__PI_CASLAT_LIN_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_169__PI_CASLAT_LIN_F2_WIDTH 7U
- #define LPDDR4__PI_CASLAT_LIN_F2__REG DENALI_PI_169
- #define LPDDR4__PI_CASLAT_LIN_F2__FLD LPDDR4__DENALI_PI_169__PI_CASLAT_LIN_F2
- #define LPDDR4__DENALI_PI_169__PI_TRFC_F0_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_169__PI_TRFC_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_169__PI_TRFC_F0_WIDTH 10U
- #define LPDDR4__PI_TRFC_F0__REG DENALI_PI_169
- #define LPDDR4__PI_TRFC_F0__FLD LPDDR4__DENALI_PI_169__PI_TRFC_F0
- #define LPDDR4__DENALI_PI_170_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_170_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_170__PI_TREF_F0_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_170__PI_TREF_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_170__PI_TREF_F0_WIDTH 20U
- #define LPDDR4__PI_TREF_F0__REG DENALI_PI_170
- #define LPDDR4__PI_TREF_F0__FLD LPDDR4__DENALI_PI_170__PI_TREF_F0
- #define LPDDR4__DENALI_PI_171_READ_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_171_WRITE_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_171__PI_TRFC_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_171__PI_TRFC_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_171__PI_TRFC_F1_WIDTH 10U
- #define LPDDR4__PI_TRFC_F1__REG DENALI_PI_171
- #define LPDDR4__PI_TRFC_F1__FLD LPDDR4__DENALI_PI_171__PI_TRFC_F1
- #define LPDDR4__DENALI_PI_172_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_172_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_172__PI_TREF_F1_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_172__PI_TREF_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_172__PI_TREF_F1_WIDTH 20U
- #define LPDDR4__PI_TREF_F1__REG DENALI_PI_172
- #define LPDDR4__PI_TREF_F1__FLD LPDDR4__DENALI_PI_172__PI_TREF_F1
- #define LPDDR4__DENALI_PI_173_READ_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_173_WRITE_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_173__PI_TRFC_F2_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_173__PI_TRFC_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_173__PI_TRFC_F2_WIDTH 10U
- #define LPDDR4__PI_TRFC_F2__REG DENALI_PI_173
- #define LPDDR4__PI_TRFC_F2__FLD LPDDR4__DENALI_PI_173__PI_TRFC_F2
- #define LPDDR4__DENALI_PI_174_READ_MASK 0x0F0FFFFFU
- #define LPDDR4__DENALI_PI_174_WRITE_MASK 0x0F0FFFFFU
- #define LPDDR4__DENALI_PI_174__PI_TREF_F2_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_PI_174__PI_TREF_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_174__PI_TREF_F2_WIDTH 20U
- #define LPDDR4__PI_TREF_F2__REG DENALI_PI_174
- #define LPDDR4__PI_TREF_F2__FLD LPDDR4__DENALI_PI_174__PI_TREF_F2
- #define LPDDR4__DENALI_PI_174__PI_TDFI_CTRL_DELAY_F0_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_174__PI_TDFI_CTRL_DELAY_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_174__PI_TDFI_CTRL_DELAY_F0_WIDTH 4U
- #define LPDDR4__PI_TDFI_CTRL_DELAY_F0__REG DENALI_PI_174
- #define LPDDR4__PI_TDFI_CTRL_DELAY_F0__FLD LPDDR4__DENALI_PI_174__PI_TDFI_CTRL_DELAY_F0
- #define LPDDR4__DENALI_PI_175_READ_MASK 0x03030F0FU
- #define LPDDR4__DENALI_PI_175_WRITE_MASK 0x03030F0FU
- #define LPDDR4__DENALI_PI_175__PI_TDFI_CTRL_DELAY_F1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_175__PI_TDFI_CTRL_DELAY_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_175__PI_TDFI_CTRL_DELAY_F1_WIDTH 4U
- #define LPDDR4__PI_TDFI_CTRL_DELAY_F1__REG DENALI_PI_175
- #define LPDDR4__PI_TDFI_CTRL_DELAY_F1__FLD LPDDR4__DENALI_PI_175__PI_TDFI_CTRL_DELAY_F1
- #define LPDDR4__DENALI_PI_175__PI_TDFI_CTRL_DELAY_F2_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_175__PI_TDFI_CTRL_DELAY_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_175__PI_TDFI_CTRL_DELAY_F2_WIDTH 4U
- #define LPDDR4__PI_TDFI_CTRL_DELAY_F2__REG DENALI_PI_175
- #define LPDDR4__PI_TDFI_CTRL_DELAY_F2__FLD LPDDR4__DENALI_PI_175__PI_TDFI_CTRL_DELAY_F2
- #define LPDDR4__DENALI_PI_175__PI_WRLVL_EN_F0_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_175__PI_WRLVL_EN_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_175__PI_WRLVL_EN_F0_WIDTH 2U
- #define LPDDR4__PI_WRLVL_EN_F0__REG DENALI_PI_175
- #define LPDDR4__PI_WRLVL_EN_F0__FLD LPDDR4__DENALI_PI_175__PI_WRLVL_EN_F0
- #define LPDDR4__DENALI_PI_175__PI_WRLVL_EN_F1_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_175__PI_WRLVL_EN_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_175__PI_WRLVL_EN_F1_WIDTH 2U
- #define LPDDR4__PI_WRLVL_EN_F1__REG DENALI_PI_175
- #define LPDDR4__PI_WRLVL_EN_F1__FLD LPDDR4__DENALI_PI_175__PI_WRLVL_EN_F1
- #define LPDDR4__DENALI_PI_176_READ_MASK 0x0003FF03U
- #define LPDDR4__DENALI_PI_176_WRITE_MASK 0x0003FF03U
- #define LPDDR4__DENALI_PI_176__PI_WRLVL_EN_F2_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_176__PI_WRLVL_EN_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_176__PI_WRLVL_EN_F2_WIDTH 2U
- #define LPDDR4__PI_WRLVL_EN_F2__REG DENALI_PI_176
- #define LPDDR4__PI_WRLVL_EN_F2__FLD LPDDR4__DENALI_PI_176__PI_WRLVL_EN_F2
- #define LPDDR4__DENALI_PI_176__PI_TDFI_WRLVL_WW_F0_MASK 0x0003FF00U
- #define LPDDR4__DENALI_PI_176__PI_TDFI_WRLVL_WW_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_176__PI_TDFI_WRLVL_WW_F0_WIDTH 10U
- #define LPDDR4__PI_TDFI_WRLVL_WW_F0__REG DENALI_PI_176
- #define LPDDR4__PI_TDFI_WRLVL_WW_F0__FLD LPDDR4__DENALI_PI_176__PI_TDFI_WRLVL_WW_F0
- #define LPDDR4__DENALI_PI_177_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_177_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_177__PI_TDFI_WRLVL_WW_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_177__PI_TDFI_WRLVL_WW_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_177__PI_TDFI_WRLVL_WW_F1_WIDTH 10U
- #define LPDDR4__PI_TDFI_WRLVL_WW_F1__REG DENALI_PI_177
- #define LPDDR4__PI_TDFI_WRLVL_WW_F1__FLD LPDDR4__DENALI_PI_177__PI_TDFI_WRLVL_WW_F1
- #define LPDDR4__DENALI_PI_177__PI_TDFI_WRLVL_WW_F2_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_177__PI_TDFI_WRLVL_WW_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_177__PI_TDFI_WRLVL_WW_F2_WIDTH 10U
- #define LPDDR4__PI_TDFI_WRLVL_WW_F2__REG DENALI_PI_177
- #define LPDDR4__PI_TDFI_WRLVL_WW_F2__FLD LPDDR4__DENALI_PI_177__PI_TDFI_WRLVL_WW_F2
- #define LPDDR4__DENALI_PI_178_READ_MASK 0x01FF01FFU
- #define LPDDR4__DENALI_PI_178_WRITE_MASK 0x01FF01FFU
- #define LPDDR4__DENALI_PI_178__PI_TODTL_2CMD_F0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_178__PI_TODTL_2CMD_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_178__PI_TODTL_2CMD_F0_WIDTH 8U
- #define LPDDR4__PI_TODTL_2CMD_F0__REG DENALI_PI_178
- #define LPDDR4__PI_TODTL_2CMD_F0__FLD LPDDR4__DENALI_PI_178__PI_TODTL_2CMD_F0
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F0_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F0_WIDTH 1U
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F0_WOCLR 0U
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F0_WOSET 0U
- #define LPDDR4__PI_ODT_EN_F0__REG DENALI_PI_178
- #define LPDDR4__PI_ODT_EN_F0__FLD LPDDR4__DENALI_PI_178__PI_ODT_EN_F0
- #define LPDDR4__DENALI_PI_178__PI_TODTL_2CMD_F1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_178__PI_TODTL_2CMD_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_178__PI_TODTL_2CMD_F1_WIDTH 8U
- #define LPDDR4__PI_TODTL_2CMD_F1__REG DENALI_PI_178
- #define LPDDR4__PI_TODTL_2CMD_F1__FLD LPDDR4__DENALI_PI_178__PI_TODTL_2CMD_F1
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F1_MASK 0x01000000U
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F1_WIDTH 1U
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F1_WOCLR 0U
- #define LPDDR4__DENALI_PI_178__PI_ODT_EN_F1_WOSET 0U
- #define LPDDR4__PI_ODT_EN_F1__REG DENALI_PI_178
- #define LPDDR4__PI_ODT_EN_F1__FLD LPDDR4__DENALI_PI_178__PI_ODT_EN_F1
- #define LPDDR4__DENALI_PI_179_READ_MASK 0x0F0F01FFU
- #define LPDDR4__DENALI_PI_179_WRITE_MASK 0x0F0F01FFU
- #define LPDDR4__DENALI_PI_179__PI_TODTL_2CMD_F2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_179__PI_TODTL_2CMD_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_179__PI_TODTL_2CMD_F2_WIDTH 8U
- #define LPDDR4__PI_TODTL_2CMD_F2__REG DENALI_PI_179
- #define LPDDR4__PI_TODTL_2CMD_F2__FLD LPDDR4__DENALI_PI_179__PI_TODTL_2CMD_F2
- #define LPDDR4__DENALI_PI_179__PI_ODT_EN_F2_MASK 0x00000100U
- #define LPDDR4__DENALI_PI_179__PI_ODT_EN_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_179__PI_ODT_EN_F2_WIDTH 1U
- #define LPDDR4__DENALI_PI_179__PI_ODT_EN_F2_WOCLR 0U
- #define LPDDR4__DENALI_PI_179__PI_ODT_EN_F2_WOSET 0U
- #define LPDDR4__PI_ODT_EN_F2__REG DENALI_PI_179
- #define LPDDR4__PI_ODT_EN_F2__FLD LPDDR4__DENALI_PI_179__PI_ODT_EN_F2
- #define LPDDR4__DENALI_PI_179__PI_ODTLON_F0_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_179__PI_ODTLON_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_179__PI_ODTLON_F0_WIDTH 4U
- #define LPDDR4__PI_ODTLON_F0__REG DENALI_PI_179
- #define LPDDR4__PI_ODTLON_F0__FLD LPDDR4__DENALI_PI_179__PI_ODTLON_F0
- #define LPDDR4__DENALI_PI_179__PI_TODTON_MIN_F0_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_179__PI_TODTON_MIN_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_179__PI_TODTON_MIN_F0_WIDTH 4U
- #define LPDDR4__PI_TODTON_MIN_F0__REG DENALI_PI_179
- #define LPDDR4__PI_TODTON_MIN_F0__FLD LPDDR4__DENALI_PI_179__PI_TODTON_MIN_F0
- #define LPDDR4__DENALI_PI_180_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_180_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_180__PI_ODTLON_F1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_180__PI_ODTLON_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_180__PI_ODTLON_F1_WIDTH 4U
- #define LPDDR4__PI_ODTLON_F1__REG DENALI_PI_180
- #define LPDDR4__PI_ODTLON_F1__FLD LPDDR4__DENALI_PI_180__PI_ODTLON_F1
- #define LPDDR4__DENALI_PI_180__PI_TODTON_MIN_F1_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_180__PI_TODTON_MIN_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_180__PI_TODTON_MIN_F1_WIDTH 4U
- #define LPDDR4__PI_TODTON_MIN_F1__REG DENALI_PI_180
- #define LPDDR4__PI_TODTON_MIN_F1__FLD LPDDR4__DENALI_PI_180__PI_TODTON_MIN_F1
- #define LPDDR4__DENALI_PI_180__PI_ODTLON_F2_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_180__PI_ODTLON_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_180__PI_ODTLON_F2_WIDTH 4U
- #define LPDDR4__PI_ODTLON_F2__REG DENALI_PI_180
- #define LPDDR4__PI_ODTLON_F2__FLD LPDDR4__DENALI_PI_180__PI_ODTLON_F2
- #define LPDDR4__DENALI_PI_180__PI_TODTON_MIN_F2_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_180__PI_TODTON_MIN_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_180__PI_TODTON_MIN_F2_WIDTH 4U
- #define LPDDR4__PI_TODTON_MIN_F2__REG DENALI_PI_180
- #define LPDDR4__PI_TODTON_MIN_F2__FLD LPDDR4__DENALI_PI_180__PI_TODTON_MIN_F2
- #define LPDDR4__DENALI_PI_181_READ_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_181_WRITE_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_EN_F0_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_EN_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_EN_F0_WIDTH 2U
- #define LPDDR4__PI_RDLVL_EN_F0__REG DENALI_PI_181
- #define LPDDR4__PI_RDLVL_EN_F0__FLD LPDDR4__DENALI_PI_181__PI_RDLVL_EN_F0
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_GATE_EN_F0_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_GATE_EN_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_GATE_EN_F0_WIDTH 2U
- #define LPDDR4__PI_RDLVL_GATE_EN_F0__REG DENALI_PI_181
- #define LPDDR4__PI_RDLVL_GATE_EN_F0__FLD LPDDR4__DENALI_PI_181__PI_RDLVL_GATE_EN_F0
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_EN_F1_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_EN_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_EN_F1_WIDTH 2U
- #define LPDDR4__PI_RDLVL_EN_F1__REG DENALI_PI_181
- #define LPDDR4__PI_RDLVL_EN_F1__FLD LPDDR4__DENALI_PI_181__PI_RDLVL_EN_F1
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_GATE_EN_F1_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_GATE_EN_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_181__PI_RDLVL_GATE_EN_F1_WIDTH 2U
- #define LPDDR4__PI_RDLVL_GATE_EN_F1__REG DENALI_PI_181
- #define LPDDR4__PI_RDLVL_GATE_EN_F1__FLD LPDDR4__DENALI_PI_181__PI_RDLVL_GATE_EN_F1
- #define LPDDR4__DENALI_PI_182_READ_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_182_WRITE_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_EN_F2_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_EN_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_EN_F2_WIDTH 2U
- #define LPDDR4__PI_RDLVL_EN_F2__REG DENALI_PI_182
- #define LPDDR4__PI_RDLVL_EN_F2__FLD LPDDR4__DENALI_PI_182__PI_RDLVL_EN_F2
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_GATE_EN_F2_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_GATE_EN_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_GATE_EN_F2_WIDTH 2U
- #define LPDDR4__PI_RDLVL_GATE_EN_F2__REG DENALI_PI_182
- #define LPDDR4__PI_RDLVL_GATE_EN_F2__FLD LPDDR4__DENALI_PI_182__PI_RDLVL_GATE_EN_F2
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_PAT0_EN_F0_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_PAT0_EN_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_PAT0_EN_F0_WIDTH 2U
- #define LPDDR4__PI_RDLVL_PAT0_EN_F0__REG DENALI_PI_182
- #define LPDDR4__PI_RDLVL_PAT0_EN_F0__FLD LPDDR4__DENALI_PI_182__PI_RDLVL_PAT0_EN_F0
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_RXCAL_EN_F0_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_RXCAL_EN_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_182__PI_RDLVL_RXCAL_EN_F0_WIDTH 2U
- #define LPDDR4__PI_RDLVL_RXCAL_EN_F0__REG DENALI_PI_182
- #define LPDDR4__PI_RDLVL_RXCAL_EN_F0__FLD LPDDR4__DENALI_PI_182__PI_RDLVL_RXCAL_EN_F0
- #define LPDDR4__DENALI_PI_183_READ_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_183_WRITE_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_DFE_EN_F0_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_DFE_EN_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_DFE_EN_F0_WIDTH 2U
- #define LPDDR4__PI_RDLVL_DFE_EN_F0__REG DENALI_PI_183
- #define LPDDR4__PI_RDLVL_DFE_EN_F0__FLD LPDDR4__DENALI_PI_183__PI_RDLVL_DFE_EN_F0
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_MULTI_EN_F0_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_MULTI_EN_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_MULTI_EN_F0_WIDTH 2U
- #define LPDDR4__PI_RDLVL_MULTI_EN_F0__REG DENALI_PI_183
- #define LPDDR4__PI_RDLVL_MULTI_EN_F0__FLD LPDDR4__DENALI_PI_183__PI_RDLVL_MULTI_EN_F0
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_PAT0_EN_F1_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_PAT0_EN_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_PAT0_EN_F1_WIDTH 2U
- #define LPDDR4__PI_RDLVL_PAT0_EN_F1__REG DENALI_PI_183
- #define LPDDR4__PI_RDLVL_PAT0_EN_F1__FLD LPDDR4__DENALI_PI_183__PI_RDLVL_PAT0_EN_F1
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_RXCAL_EN_F1_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_RXCAL_EN_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_183__PI_RDLVL_RXCAL_EN_F1_WIDTH 2U
- #define LPDDR4__PI_RDLVL_RXCAL_EN_F1__REG DENALI_PI_183
- #define LPDDR4__PI_RDLVL_RXCAL_EN_F1__FLD LPDDR4__DENALI_PI_183__PI_RDLVL_RXCAL_EN_F1
- #define LPDDR4__DENALI_PI_184_READ_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_184_WRITE_MASK 0x03030303U
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_DFE_EN_F1_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_DFE_EN_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_DFE_EN_F1_WIDTH 2U
- #define LPDDR4__PI_RDLVL_DFE_EN_F1__REG DENALI_PI_184
- #define LPDDR4__PI_RDLVL_DFE_EN_F1__FLD LPDDR4__DENALI_PI_184__PI_RDLVL_DFE_EN_F1
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_MULTI_EN_F1_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_MULTI_EN_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_MULTI_EN_F1_WIDTH 2U
- #define LPDDR4__PI_RDLVL_MULTI_EN_F1__REG DENALI_PI_184
- #define LPDDR4__PI_RDLVL_MULTI_EN_F1__FLD LPDDR4__DENALI_PI_184__PI_RDLVL_MULTI_EN_F1
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_PAT0_EN_F2_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_PAT0_EN_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_PAT0_EN_F2_WIDTH 2U
- #define LPDDR4__PI_RDLVL_PAT0_EN_F2__REG DENALI_PI_184
- #define LPDDR4__PI_RDLVL_PAT0_EN_F2__FLD LPDDR4__DENALI_PI_184__PI_RDLVL_PAT0_EN_F2
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_RXCAL_EN_F2_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_RXCAL_EN_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_184__PI_RDLVL_RXCAL_EN_F2_WIDTH 2U
- #define LPDDR4__PI_RDLVL_RXCAL_EN_F2__REG DENALI_PI_184
- #define LPDDR4__PI_RDLVL_RXCAL_EN_F2__FLD LPDDR4__DENALI_PI_184__PI_RDLVL_RXCAL_EN_F2
- #define LPDDR4__DENALI_PI_185_READ_MASK 0x7F7F0303U
- #define LPDDR4__DENALI_PI_185_WRITE_MASK 0x7F7F0303U
- #define LPDDR4__DENALI_PI_185__PI_RDLVL_DFE_EN_F2_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_185__PI_RDLVL_DFE_EN_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_185__PI_RDLVL_DFE_EN_F2_WIDTH 2U
- #define LPDDR4__PI_RDLVL_DFE_EN_F2__REG DENALI_PI_185
- #define LPDDR4__PI_RDLVL_DFE_EN_F2__FLD LPDDR4__DENALI_PI_185__PI_RDLVL_DFE_EN_F2
- #define LPDDR4__DENALI_PI_185__PI_RDLVL_MULTI_EN_F2_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_185__PI_RDLVL_MULTI_EN_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_185__PI_RDLVL_MULTI_EN_F2_WIDTH 2U
- #define LPDDR4__PI_RDLVL_MULTI_EN_F2__REG DENALI_PI_185
- #define LPDDR4__PI_RDLVL_MULTI_EN_F2__FLD LPDDR4__DENALI_PI_185__PI_RDLVL_MULTI_EN_F2
- #define LPDDR4__DENALI_PI_185__PI_RDLAT_ADJ_F0_MASK 0x007F0000U
- #define LPDDR4__DENALI_PI_185__PI_RDLAT_ADJ_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_185__PI_RDLAT_ADJ_F0_WIDTH 7U
- #define LPDDR4__PI_RDLAT_ADJ_F0__REG DENALI_PI_185
- #define LPDDR4__PI_RDLAT_ADJ_F0__FLD LPDDR4__DENALI_PI_185__PI_RDLAT_ADJ_F0
- #define LPDDR4__DENALI_PI_185__PI_RDLAT_ADJ_F1_MASK 0x7F000000U
- #define LPDDR4__DENALI_PI_185__PI_RDLAT_ADJ_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_185__PI_RDLAT_ADJ_F1_WIDTH 7U
- #define LPDDR4__PI_RDLAT_ADJ_F1__REG DENALI_PI_185
- #define LPDDR4__PI_RDLAT_ADJ_F1__FLD LPDDR4__DENALI_PI_185__PI_RDLAT_ADJ_F1
- #define LPDDR4__DENALI_PI_186_READ_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_PI_186_WRITE_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_PI_186__PI_RDLAT_ADJ_F2_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_186__PI_RDLAT_ADJ_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_186__PI_RDLAT_ADJ_F2_WIDTH 7U
- #define LPDDR4__PI_RDLAT_ADJ_F2__REG DENALI_PI_186
- #define LPDDR4__PI_RDLAT_ADJ_F2__FLD LPDDR4__DENALI_PI_186__PI_RDLAT_ADJ_F2
- #define LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F0_MASK 0x00007F00U
- #define LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F0_WIDTH 7U
- #define LPDDR4__PI_WRLAT_ADJ_F0__REG DENALI_PI_186
- #define LPDDR4__PI_WRLAT_ADJ_F0__FLD LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F0
- #define LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F1_MASK 0x007F0000U
- #define LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F1_WIDTH 7U
- #define LPDDR4__PI_WRLAT_ADJ_F1__REG DENALI_PI_186
- #define LPDDR4__PI_WRLAT_ADJ_F1__FLD LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F1
- #define LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F2_MASK 0x7F000000U
- #define LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F2_WIDTH 7U
- #define LPDDR4__PI_WRLAT_ADJ_F2__REG DENALI_PI_186
- #define LPDDR4__PI_WRLAT_ADJ_F2__FLD LPDDR4__DENALI_PI_186__PI_WRLAT_ADJ_F2
- #define LPDDR4__DENALI_PI_187_READ_MASK 0x00070707U
- #define LPDDR4__DENALI_PI_187_WRITE_MASK 0x00070707U
- #define LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F0_MASK 0x00000007U
- #define LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F0_WIDTH 3U
- #define LPDDR4__PI_TDFI_PHY_WRDATA_F0__REG DENALI_PI_187
- #define LPDDR4__PI_TDFI_PHY_WRDATA_F0__FLD LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F0
- #define LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F1_MASK 0x00000700U
- #define LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F1_WIDTH 3U
- #define LPDDR4__PI_TDFI_PHY_WRDATA_F1__REG DENALI_PI_187
- #define LPDDR4__PI_TDFI_PHY_WRDATA_F1__FLD LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F1
- #define LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F2_MASK 0x00070000U
- #define LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F2_WIDTH 3U
- #define LPDDR4__PI_TDFI_PHY_WRDATA_F2__REG DENALI_PI_187
- #define LPDDR4__PI_TDFI_PHY_WRDATA_F2__FLD LPDDR4__DENALI_PI_187__PI_TDFI_PHY_WRDATA_F2
- #define LPDDR4__DENALI_PI_188_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_188_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_188__PI_TDFI_CALVL_CC_F0_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_188__PI_TDFI_CALVL_CC_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_188__PI_TDFI_CALVL_CC_F0_WIDTH 10U
- #define LPDDR4__PI_TDFI_CALVL_CC_F0__REG DENALI_PI_188
- #define LPDDR4__PI_TDFI_CALVL_CC_F0__FLD LPDDR4__DENALI_PI_188__PI_TDFI_CALVL_CC_F0
- #define LPDDR4__DENALI_PI_188__PI_TDFI_CALVL_CAPTURE_F0_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_188__PI_TDFI_CALVL_CAPTURE_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_188__PI_TDFI_CALVL_CAPTURE_F0_WIDTH 10U
- #define LPDDR4__PI_TDFI_CALVL_CAPTURE_F0__REG DENALI_PI_188
- #define LPDDR4__PI_TDFI_CALVL_CAPTURE_F0__FLD LPDDR4__DENALI_PI_188__PI_TDFI_CALVL_CAPTURE_F0
- #define LPDDR4__DENALI_PI_189_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_189_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_189__PI_TDFI_CALVL_CC_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_189__PI_TDFI_CALVL_CC_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_189__PI_TDFI_CALVL_CC_F1_WIDTH 10U
- #define LPDDR4__PI_TDFI_CALVL_CC_F1__REG DENALI_PI_189
- #define LPDDR4__PI_TDFI_CALVL_CC_F1__FLD LPDDR4__DENALI_PI_189__PI_TDFI_CALVL_CC_F1
- #define LPDDR4__DENALI_PI_189__PI_TDFI_CALVL_CAPTURE_F1_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_189__PI_TDFI_CALVL_CAPTURE_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_189__PI_TDFI_CALVL_CAPTURE_F1_WIDTH 10U
- #define LPDDR4__PI_TDFI_CALVL_CAPTURE_F1__REG DENALI_PI_189
- #define LPDDR4__PI_TDFI_CALVL_CAPTURE_F1__FLD LPDDR4__DENALI_PI_189__PI_TDFI_CALVL_CAPTURE_F1
- #define LPDDR4__DENALI_PI_190_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_190_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_190__PI_TDFI_CALVL_CC_F2_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_190__PI_TDFI_CALVL_CC_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_190__PI_TDFI_CALVL_CC_F2_WIDTH 10U
- #define LPDDR4__PI_TDFI_CALVL_CC_F2__REG DENALI_PI_190
- #define LPDDR4__PI_TDFI_CALVL_CC_F2__FLD LPDDR4__DENALI_PI_190__PI_TDFI_CALVL_CC_F2
- #define LPDDR4__DENALI_PI_190__PI_TDFI_CALVL_CAPTURE_F2_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_190__PI_TDFI_CALVL_CAPTURE_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_190__PI_TDFI_CALVL_CAPTURE_F2_WIDTH 10U
- #define LPDDR4__PI_TDFI_CALVL_CAPTURE_F2__REG DENALI_PI_190
- #define LPDDR4__PI_TDFI_CALVL_CAPTURE_F2__FLD LPDDR4__DENALI_PI_190__PI_TDFI_CALVL_CAPTURE_F2
- #define LPDDR4__DENALI_PI_191_READ_MASK 0x1F030303U
- #define LPDDR4__DENALI_PI_191_WRITE_MASK 0x1F030303U
- #define LPDDR4__DENALI_PI_191__PI_CALVL_EN_F0_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_191__PI_CALVL_EN_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_191__PI_CALVL_EN_F0_WIDTH 2U
- #define LPDDR4__PI_CALVL_EN_F0__REG DENALI_PI_191
- #define LPDDR4__PI_CALVL_EN_F0__FLD LPDDR4__DENALI_PI_191__PI_CALVL_EN_F0
- #define LPDDR4__DENALI_PI_191__PI_CALVL_EN_F1_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_191__PI_CALVL_EN_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_191__PI_CALVL_EN_F1_WIDTH 2U
- #define LPDDR4__PI_CALVL_EN_F1__REG DENALI_PI_191
- #define LPDDR4__PI_CALVL_EN_F1__FLD LPDDR4__DENALI_PI_191__PI_CALVL_EN_F1
- #define LPDDR4__DENALI_PI_191__PI_CALVL_EN_F2_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_191__PI_CALVL_EN_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_191__PI_CALVL_EN_F2_WIDTH 2U
- #define LPDDR4__PI_CALVL_EN_F2__REG DENALI_PI_191
- #define LPDDR4__PI_CALVL_EN_F2__FLD LPDDR4__DENALI_PI_191__PI_CALVL_EN_F2
- #define LPDDR4__DENALI_PI_191__PI_TMRZ_F0_MASK 0x1F000000U
- #define LPDDR4__DENALI_PI_191__PI_TMRZ_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_191__PI_TMRZ_F0_WIDTH 5U
- #define LPDDR4__PI_TMRZ_F0__REG DENALI_PI_191
- #define LPDDR4__PI_TMRZ_F0__FLD LPDDR4__DENALI_PI_191__PI_TMRZ_F0
- #define LPDDR4__DENALI_PI_192_READ_MASK 0x001F3FFFU
- #define LPDDR4__DENALI_PI_192_WRITE_MASK 0x001F3FFFU
- #define LPDDR4__DENALI_PI_192__PI_TCAENT_F0_MASK 0x00003FFFU
- #define LPDDR4__DENALI_PI_192__PI_TCAENT_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_192__PI_TCAENT_F0_WIDTH 14U
- #define LPDDR4__PI_TCAENT_F0__REG DENALI_PI_192
- #define LPDDR4__PI_TCAENT_F0__FLD LPDDR4__DENALI_PI_192__PI_TCAENT_F0
- #define LPDDR4__DENALI_PI_192__PI_TMRZ_F1_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_192__PI_TMRZ_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_192__PI_TMRZ_F1_WIDTH 5U
- #define LPDDR4__PI_TMRZ_F1__REG DENALI_PI_192
- #define LPDDR4__PI_TMRZ_F1__FLD LPDDR4__DENALI_PI_192__PI_TMRZ_F1
- #define LPDDR4__DENALI_PI_193_READ_MASK 0x001F3FFFU
- #define LPDDR4__DENALI_PI_193_WRITE_MASK 0x001F3FFFU
- #define LPDDR4__DENALI_PI_193__PI_TCAENT_F1_MASK 0x00003FFFU
- #define LPDDR4__DENALI_PI_193__PI_TCAENT_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_193__PI_TCAENT_F1_WIDTH 14U
- #define LPDDR4__PI_TCAENT_F1__REG DENALI_PI_193
- #define LPDDR4__PI_TCAENT_F1__FLD LPDDR4__DENALI_PI_193__PI_TCAENT_F1
- #define LPDDR4__DENALI_PI_193__PI_TMRZ_F2_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_193__PI_TMRZ_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_193__PI_TMRZ_F2_WIDTH 5U
- #define LPDDR4__PI_TMRZ_F2__REG DENALI_PI_193
- #define LPDDR4__PI_TMRZ_F2__FLD LPDDR4__DENALI_PI_193__PI_TMRZ_F2
- #define LPDDR4__DENALI_PI_194_READ_MASK 0x1F1F3FFFU
- #define LPDDR4__DENALI_PI_194_WRITE_MASK 0x1F1F3FFFU
- #define LPDDR4__DENALI_PI_194__PI_TCAENT_F2_MASK 0x00003FFFU
- #define LPDDR4__DENALI_PI_194__PI_TCAENT_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_194__PI_TCAENT_F2_WIDTH 14U
- #define LPDDR4__PI_TCAENT_F2__REG DENALI_PI_194
- #define LPDDR4__PI_TCAENT_F2__FLD LPDDR4__DENALI_PI_194__PI_TCAENT_F2
- #define LPDDR4__DENALI_PI_194__PI_TDFI_CACSCA_F0_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_194__PI_TDFI_CACSCA_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_194__PI_TDFI_CACSCA_F0_WIDTH 5U
- #define LPDDR4__PI_TDFI_CACSCA_F0__REG DENALI_PI_194
- #define LPDDR4__PI_TDFI_CACSCA_F0__FLD LPDDR4__DENALI_PI_194__PI_TDFI_CACSCA_F0
- #define LPDDR4__DENALI_PI_194__PI_TDFI_CASEL_F0_MASK 0x1F000000U
- #define LPDDR4__DENALI_PI_194__PI_TDFI_CASEL_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_194__PI_TDFI_CASEL_F0_WIDTH 5U
- #define LPDDR4__PI_TDFI_CASEL_F0__REG DENALI_PI_194
- #define LPDDR4__PI_TDFI_CASEL_F0__FLD LPDDR4__DENALI_PI_194__PI_TDFI_CASEL_F0
- #define LPDDR4__DENALI_PI_195_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_195_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_195__PI_TVREF_SHORT_F0_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_195__PI_TVREF_SHORT_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_195__PI_TVREF_SHORT_F0_WIDTH 10U
- #define LPDDR4__PI_TVREF_SHORT_F0__REG DENALI_PI_195
- #define LPDDR4__PI_TVREF_SHORT_F0__FLD LPDDR4__DENALI_PI_195__PI_TVREF_SHORT_F0
- #define LPDDR4__DENALI_PI_195__PI_TVREF_LONG_F0_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_195__PI_TVREF_LONG_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_195__PI_TVREF_LONG_F0_WIDTH 10U
- #define LPDDR4__PI_TVREF_LONG_F0__REG DENALI_PI_195
- #define LPDDR4__PI_TVREF_LONG_F0__FLD LPDDR4__DENALI_PI_195__PI_TVREF_LONG_F0
- #define LPDDR4__DENALI_PI_196_READ_MASK 0x03FF1F1FU
- #define LPDDR4__DENALI_PI_196_WRITE_MASK 0x03FF1F1FU
- #define LPDDR4__DENALI_PI_196__PI_TDFI_CACSCA_F1_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_196__PI_TDFI_CACSCA_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_196__PI_TDFI_CACSCA_F1_WIDTH 5U
- #define LPDDR4__PI_TDFI_CACSCA_F1__REG DENALI_PI_196
- #define LPDDR4__PI_TDFI_CACSCA_F1__FLD LPDDR4__DENALI_PI_196__PI_TDFI_CACSCA_F1
- #define LPDDR4__DENALI_PI_196__PI_TDFI_CASEL_F1_MASK 0x00001F00U
- #define LPDDR4__DENALI_PI_196__PI_TDFI_CASEL_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_196__PI_TDFI_CASEL_F1_WIDTH 5U
- #define LPDDR4__PI_TDFI_CASEL_F1__REG DENALI_PI_196
- #define LPDDR4__PI_TDFI_CASEL_F1__FLD LPDDR4__DENALI_PI_196__PI_TDFI_CASEL_F1
- #define LPDDR4__DENALI_PI_196__PI_TVREF_SHORT_F1_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_196__PI_TVREF_SHORT_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_196__PI_TVREF_SHORT_F1_WIDTH 10U
- #define LPDDR4__PI_TVREF_SHORT_F1__REG DENALI_PI_196
- #define LPDDR4__PI_TVREF_SHORT_F1__FLD LPDDR4__DENALI_PI_196__PI_TVREF_SHORT_F1
- #define LPDDR4__DENALI_PI_197_READ_MASK 0x1F1F03FFU
- #define LPDDR4__DENALI_PI_197_WRITE_MASK 0x1F1F03FFU
- #define LPDDR4__DENALI_PI_197__PI_TVREF_LONG_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_197__PI_TVREF_LONG_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_197__PI_TVREF_LONG_F1_WIDTH 10U
- #define LPDDR4__PI_TVREF_LONG_F1__REG DENALI_PI_197
- #define LPDDR4__PI_TVREF_LONG_F1__FLD LPDDR4__DENALI_PI_197__PI_TVREF_LONG_F1
- #define LPDDR4__DENALI_PI_197__PI_TDFI_CACSCA_F2_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_197__PI_TDFI_CACSCA_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_197__PI_TDFI_CACSCA_F2_WIDTH 5U
- #define LPDDR4__PI_TDFI_CACSCA_F2__REG DENALI_PI_197
- #define LPDDR4__PI_TDFI_CACSCA_F2__FLD LPDDR4__DENALI_PI_197__PI_TDFI_CACSCA_F2
- #define LPDDR4__DENALI_PI_197__PI_TDFI_CASEL_F2_MASK 0x1F000000U
- #define LPDDR4__DENALI_PI_197__PI_TDFI_CASEL_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_197__PI_TDFI_CASEL_F2_WIDTH 5U
- #define LPDDR4__PI_TDFI_CASEL_F2__REG DENALI_PI_197
- #define LPDDR4__PI_TDFI_CASEL_F2__FLD LPDDR4__DENALI_PI_197__PI_TDFI_CASEL_F2
- #define LPDDR4__DENALI_PI_198_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_198_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_198__PI_TVREF_SHORT_F2_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_198__PI_TVREF_SHORT_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_198__PI_TVREF_SHORT_F2_WIDTH 10U
- #define LPDDR4__PI_TVREF_SHORT_F2__REG DENALI_PI_198
- #define LPDDR4__PI_TVREF_SHORT_F2__FLD LPDDR4__DENALI_PI_198__PI_TVREF_SHORT_F2
- #define LPDDR4__DENALI_PI_198__PI_TVREF_LONG_F2_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_198__PI_TVREF_LONG_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_198__PI_TVREF_LONG_F2_WIDTH 10U
- #define LPDDR4__PI_TVREF_LONG_F2__REG DENALI_PI_198
- #define LPDDR4__PI_TVREF_LONG_F2__FLD LPDDR4__DENALI_PI_198__PI_TVREF_LONG_F2
- #define LPDDR4__DENALI_PI_199_READ_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_PI_199_WRITE_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_START_POINT_F0_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_START_POINT_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_START_POINT_F0_WIDTH 7U
- #define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F0__REG DENALI_PI_199
- #define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F0__FLD LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_START_POINT_F0
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_STOP_POINT_F0_MASK 0x00007F00U
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_STOP_POINT_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_STOP_POINT_F0_WIDTH 7U
- #define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F0__REG DENALI_PI_199
- #define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F0__FLD LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_STOP_POINT_F0
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_START_POINT_F1_MASK 0x007F0000U
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_START_POINT_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_START_POINT_F1_WIDTH 7U
- #define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F1__REG DENALI_PI_199
- #define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F1__FLD LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_START_POINT_F1
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_STOP_POINT_F1_MASK 0x7F000000U
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_STOP_POINT_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_STOP_POINT_F1_WIDTH 7U
- #define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F1__REG DENALI_PI_199
- #define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F1__FLD LPDDR4__DENALI_PI_199__PI_CALVL_VREF_INITIAL_STOP_POINT_F1
- #define LPDDR4__DENALI_PI_200_READ_MASK 0x0F0F7F7FU
- #define LPDDR4__DENALI_PI_200_WRITE_MASK 0x0F0F7F7FU
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_INITIAL_START_POINT_F2_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_INITIAL_START_POINT_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_INITIAL_START_POINT_F2_WIDTH 7U
- #define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F2__REG DENALI_PI_200
- #define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F2__FLD LPDDR4__DENALI_PI_200__PI_CALVL_VREF_INITIAL_START_POINT_F2
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_INITIAL_STOP_POINT_F2_MASK 0x00007F00U
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_INITIAL_STOP_POINT_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_INITIAL_STOP_POINT_F2_WIDTH 7U
- #define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F2__REG DENALI_PI_200
- #define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F2__FLD LPDDR4__DENALI_PI_200__PI_CALVL_VREF_INITIAL_STOP_POINT_F2
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_DELTA_F0_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_DELTA_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_DELTA_F0_WIDTH 4U
- #define LPDDR4__PI_CALVL_VREF_DELTA_F0__REG DENALI_PI_200
- #define LPDDR4__PI_CALVL_VREF_DELTA_F0__FLD LPDDR4__DENALI_PI_200__PI_CALVL_VREF_DELTA_F0
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_DELTA_F1_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_DELTA_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_200__PI_CALVL_VREF_DELTA_F1_WIDTH 4U
- #define LPDDR4__PI_CALVL_VREF_DELTA_F1__REG DENALI_PI_200
- #define LPDDR4__PI_CALVL_VREF_DELTA_F1__FLD LPDDR4__DENALI_PI_200__PI_CALVL_VREF_DELTA_F1
- #define LPDDR4__DENALI_PI_201_READ_MASK 0xFF1F0F0FU
- #define LPDDR4__DENALI_PI_201_WRITE_MASK 0xFF1F0F0FU
- #define LPDDR4__DENALI_PI_201__PI_CALVL_VREF_DELTA_F2_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_201__PI_CALVL_VREF_DELTA_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_201__PI_CALVL_VREF_DELTA_F2_WIDTH 4U
- #define LPDDR4__PI_CALVL_VREF_DELTA_F2__REG DENALI_PI_201
- #define LPDDR4__PI_CALVL_VREF_DELTA_F2__FLD LPDDR4__DENALI_PI_201__PI_CALVL_VREF_DELTA_F2
- #define LPDDR4__DENALI_PI_201__PI_TDFI_CALVL_STROBE_F0_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_201__PI_TDFI_CALVL_STROBE_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_201__PI_TDFI_CALVL_STROBE_F0_WIDTH 4U
- #define LPDDR4__PI_TDFI_CALVL_STROBE_F0__REG DENALI_PI_201
- #define LPDDR4__PI_TDFI_CALVL_STROBE_F0__FLD LPDDR4__DENALI_PI_201__PI_TDFI_CALVL_STROBE_F0
- #define LPDDR4__DENALI_PI_201__PI_TXP_F0_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_201__PI_TXP_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_201__PI_TXP_F0_WIDTH 5U
- #define LPDDR4__PI_TXP_F0__REG DENALI_PI_201
- #define LPDDR4__PI_TXP_F0__FLD LPDDR4__DENALI_PI_201__PI_TXP_F0
- #define LPDDR4__DENALI_PI_201__PI_TMRWCKEL_F0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_201__PI_TMRWCKEL_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_201__PI_TMRWCKEL_F0_WIDTH 8U
- #define LPDDR4__PI_TMRWCKEL_F0__REG DENALI_PI_201
- #define LPDDR4__PI_TMRWCKEL_F0__FLD LPDDR4__DENALI_PI_201__PI_TMRWCKEL_F0
- #define LPDDR4__DENALI_PI_202_READ_MASK 0xFF1F0F1FU
- #define LPDDR4__DENALI_PI_202_WRITE_MASK 0xFF1F0F1FU
- #define LPDDR4__DENALI_PI_202__PI_TCKELCK_F0_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_202__PI_TCKELCK_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_202__PI_TCKELCK_F0_WIDTH 5U
- #define LPDDR4__PI_TCKELCK_F0__REG DENALI_PI_202
- #define LPDDR4__PI_TCKELCK_F0__FLD LPDDR4__DENALI_PI_202__PI_TCKELCK_F0
- #define LPDDR4__DENALI_PI_202__PI_TDFI_CALVL_STROBE_F1_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_202__PI_TDFI_CALVL_STROBE_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_202__PI_TDFI_CALVL_STROBE_F1_WIDTH 4U
- #define LPDDR4__PI_TDFI_CALVL_STROBE_F1__REG DENALI_PI_202
- #define LPDDR4__PI_TDFI_CALVL_STROBE_F1__FLD LPDDR4__DENALI_PI_202__PI_TDFI_CALVL_STROBE_F1
- #define LPDDR4__DENALI_PI_202__PI_TXP_F1_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_202__PI_TXP_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_202__PI_TXP_F1_WIDTH 5U
- #define LPDDR4__PI_TXP_F1__REG DENALI_PI_202
- #define LPDDR4__PI_TXP_F1__FLD LPDDR4__DENALI_PI_202__PI_TXP_F1
- #define LPDDR4__DENALI_PI_202__PI_TMRWCKEL_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_202__PI_TMRWCKEL_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_202__PI_TMRWCKEL_F1_WIDTH 8U
- #define LPDDR4__PI_TMRWCKEL_F1__REG DENALI_PI_202
- #define LPDDR4__PI_TMRWCKEL_F1__FLD LPDDR4__DENALI_PI_202__PI_TMRWCKEL_F1
- #define LPDDR4__DENALI_PI_203_READ_MASK 0xFF1F0F1FU
- #define LPDDR4__DENALI_PI_203_WRITE_MASK 0xFF1F0F1FU
- #define LPDDR4__DENALI_PI_203__PI_TCKELCK_F1_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_203__PI_TCKELCK_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_203__PI_TCKELCK_F1_WIDTH 5U
- #define LPDDR4__PI_TCKELCK_F1__REG DENALI_PI_203
- #define LPDDR4__PI_TCKELCK_F1__FLD LPDDR4__DENALI_PI_203__PI_TCKELCK_F1
- #define LPDDR4__DENALI_PI_203__PI_TDFI_CALVL_STROBE_F2_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_203__PI_TDFI_CALVL_STROBE_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_203__PI_TDFI_CALVL_STROBE_F2_WIDTH 4U
- #define LPDDR4__PI_TDFI_CALVL_STROBE_F2__REG DENALI_PI_203
- #define LPDDR4__PI_TDFI_CALVL_STROBE_F2__FLD LPDDR4__DENALI_PI_203__PI_TDFI_CALVL_STROBE_F2
- #define LPDDR4__DENALI_PI_203__PI_TXP_F2_MASK 0x001F0000U
- #define LPDDR4__DENALI_PI_203__PI_TXP_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_203__PI_TXP_F2_WIDTH 5U
- #define LPDDR4__PI_TXP_F2__REG DENALI_PI_203
- #define LPDDR4__PI_TXP_F2__FLD LPDDR4__DENALI_PI_203__PI_TXP_F2
- #define LPDDR4__DENALI_PI_203__PI_TMRWCKEL_F2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_203__PI_TMRWCKEL_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_203__PI_TMRWCKEL_F2_WIDTH 8U
- #define LPDDR4__PI_TMRWCKEL_F2__REG DENALI_PI_203
- #define LPDDR4__PI_TMRWCKEL_F2__FLD LPDDR4__DENALI_PI_203__PI_TMRWCKEL_F2
- #define LPDDR4__DENALI_PI_204_READ_MASK 0x0003FF1FU
- #define LPDDR4__DENALI_PI_204_WRITE_MASK 0x0003FF1FU
- #define LPDDR4__DENALI_PI_204__PI_TCKELCK_F2_MASK 0x0000001FU
- #define LPDDR4__DENALI_PI_204__PI_TCKELCK_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_204__PI_TCKELCK_F2_WIDTH 5U
- #define LPDDR4__PI_TCKELCK_F2__REG DENALI_PI_204
- #define LPDDR4__PI_TCKELCK_F2__FLD LPDDR4__DENALI_PI_204__PI_TCKELCK_F2
- #define LPDDR4__DENALI_PI_204__PI_TDFI_INIT_START_F0_MASK 0x0003FF00U
- #define LPDDR4__DENALI_PI_204__PI_TDFI_INIT_START_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_204__PI_TDFI_INIT_START_F0_WIDTH 10U
- #define LPDDR4__PI_TDFI_INIT_START_F0__REG DENALI_PI_204
- #define LPDDR4__PI_TDFI_INIT_START_F0__FLD LPDDR4__DENALI_PI_204__PI_TDFI_INIT_START_F0
- #define LPDDR4__DENALI_PI_205_READ_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_PI_205_WRITE_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_PI_205__PI_TDFI_INIT_COMPLETE_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_205__PI_TDFI_INIT_COMPLETE_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_205__PI_TDFI_INIT_COMPLETE_F0_WIDTH 16U
- #define LPDDR4__PI_TDFI_INIT_COMPLETE_F0__REG DENALI_PI_205
- #define LPDDR4__PI_TDFI_INIT_COMPLETE_F0__FLD LPDDR4__DENALI_PI_205__PI_TDFI_INIT_COMPLETE_F0
- #define LPDDR4__DENALI_PI_205__PI_TDFI_INIT_START_F1_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_205__PI_TDFI_INIT_START_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_205__PI_TDFI_INIT_START_F1_WIDTH 10U
- #define LPDDR4__PI_TDFI_INIT_START_F1__REG DENALI_PI_205
- #define LPDDR4__PI_TDFI_INIT_START_F1__FLD LPDDR4__DENALI_PI_205__PI_TDFI_INIT_START_F1
- #define LPDDR4__DENALI_PI_206_READ_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_PI_206_WRITE_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_PI_206__PI_TDFI_INIT_COMPLETE_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_206__PI_TDFI_INIT_COMPLETE_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_206__PI_TDFI_INIT_COMPLETE_F1_WIDTH 16U
- #define LPDDR4__PI_TDFI_INIT_COMPLETE_F1__REG DENALI_PI_206
- #define LPDDR4__PI_TDFI_INIT_COMPLETE_F1__FLD LPDDR4__DENALI_PI_206__PI_TDFI_INIT_COMPLETE_F1
- #define LPDDR4__DENALI_PI_206__PI_TDFI_INIT_START_F2_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_206__PI_TDFI_INIT_START_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_206__PI_TDFI_INIT_START_F2_WIDTH 10U
- #define LPDDR4__PI_TDFI_INIT_START_F2__REG DENALI_PI_206
- #define LPDDR4__PI_TDFI_INIT_START_F2__FLD LPDDR4__DENALI_PI_206__PI_TDFI_INIT_START_F2
- #define LPDDR4__DENALI_PI_207_READ_MASK 0x003FFFFFU
- #define LPDDR4__DENALI_PI_207_WRITE_MASK 0x003FFFFFU
- #define LPDDR4__DENALI_PI_207__PI_TDFI_INIT_COMPLETE_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_207__PI_TDFI_INIT_COMPLETE_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_207__PI_TDFI_INIT_COMPLETE_F2_WIDTH 16U
- #define LPDDR4__PI_TDFI_INIT_COMPLETE_F2__REG DENALI_PI_207
- #define LPDDR4__PI_TDFI_INIT_COMPLETE_F2__FLD LPDDR4__DENALI_PI_207__PI_TDFI_INIT_COMPLETE_F2
- #define LPDDR4__DENALI_PI_207__PI_TCKEHDQS_F0_MASK 0x003F0000U
- #define LPDDR4__DENALI_PI_207__PI_TCKEHDQS_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_207__PI_TCKEHDQS_F0_WIDTH 6U
- #define LPDDR4__PI_TCKEHDQS_F0__REG DENALI_PI_207
- #define LPDDR4__PI_TCKEHDQS_F0__FLD LPDDR4__DENALI_PI_207__PI_TCKEHDQS_F0
- #define LPDDR4__DENALI_PI_208_READ_MASK 0x003F03FFU
- #define LPDDR4__DENALI_PI_208_WRITE_MASK 0x003F03FFU
- #define LPDDR4__DENALI_PI_208__PI_TFC_F0_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_208__PI_TFC_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_208__PI_TFC_F0_WIDTH 10U
- #define LPDDR4__PI_TFC_F0__REG DENALI_PI_208
- #define LPDDR4__PI_TFC_F0__FLD LPDDR4__DENALI_PI_208__PI_TFC_F0
- #define LPDDR4__DENALI_PI_208__PI_TCKEHDQS_F1_MASK 0x003F0000U
- #define LPDDR4__DENALI_PI_208__PI_TCKEHDQS_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_208__PI_TCKEHDQS_F1_WIDTH 6U
- #define LPDDR4__PI_TCKEHDQS_F1__REG DENALI_PI_208
- #define LPDDR4__PI_TCKEHDQS_F1__FLD LPDDR4__DENALI_PI_208__PI_TCKEHDQS_F1
- #define LPDDR4__DENALI_PI_209_READ_MASK 0x003F03FFU
- #define LPDDR4__DENALI_PI_209_WRITE_MASK 0x003F03FFU
- #define LPDDR4__DENALI_PI_209__PI_TFC_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_209__PI_TFC_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_209__PI_TFC_F1_WIDTH 10U
- #define LPDDR4__PI_TFC_F1__REG DENALI_PI_209
- #define LPDDR4__PI_TFC_F1__FLD LPDDR4__DENALI_PI_209__PI_TFC_F1
- #define LPDDR4__DENALI_PI_209__PI_TCKEHDQS_F2_MASK 0x003F0000U
- #define LPDDR4__DENALI_PI_209__PI_TCKEHDQS_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_209__PI_TCKEHDQS_F2_WIDTH 6U
- #define LPDDR4__PI_TCKEHDQS_F2__REG DENALI_PI_209
- #define LPDDR4__PI_TCKEHDQS_F2__FLD LPDDR4__DENALI_PI_209__PI_TCKEHDQS_F2
- #define LPDDR4__DENALI_PI_210_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_210_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_210__PI_TFC_F2_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_210__PI_TFC_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_210__PI_TFC_F2_WIDTH 10U
- #define LPDDR4__PI_TFC_F2__REG DENALI_PI_210
- #define LPDDR4__PI_TFC_F2__FLD LPDDR4__DENALI_PI_210__PI_TFC_F2
- #define LPDDR4__DENALI_PI_210__PI_TDFI_WDQLVL_WR_F0_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_210__PI_TDFI_WDQLVL_WR_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_210__PI_TDFI_WDQLVL_WR_F0_WIDTH 10U
- #define LPDDR4__PI_TDFI_WDQLVL_WR_F0__REG DENALI_PI_210
- #define LPDDR4__PI_TDFI_WDQLVL_WR_F0__FLD LPDDR4__DENALI_PI_210__PI_TDFI_WDQLVL_WR_F0
- #define LPDDR4__DENALI_PI_211_READ_MASK 0x7F7F03FFU
- #define LPDDR4__DENALI_PI_211_WRITE_MASK 0x7F7F03FFU
- #define LPDDR4__DENALI_PI_211__PI_TDFI_WDQLVL_RW_F0_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_211__PI_TDFI_WDQLVL_RW_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_211__PI_TDFI_WDQLVL_RW_F0_WIDTH 10U
- #define LPDDR4__PI_TDFI_WDQLVL_RW_F0__REG DENALI_PI_211
- #define LPDDR4__PI_TDFI_WDQLVL_RW_F0__FLD LPDDR4__DENALI_PI_211__PI_TDFI_WDQLVL_RW_F0
- #define LPDDR4__DENALI_PI_211__PI_WDQLVL_VREF_INITIAL_START_POINT_F0_MASK 0x007F0000U
- #define LPDDR4__DENALI_PI_211__PI_WDQLVL_VREF_INITIAL_START_POINT_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_211__PI_WDQLVL_VREF_INITIAL_START_POINT_F0_WIDTH 7U
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F0__REG DENALI_PI_211
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F0__FLD LPDDR4__DENALI_PI_211__PI_WDQLVL_VREF_INITIAL_START_POINT_F0
- #define LPDDR4__DENALI_PI_211__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_MASK 0x7F000000U
- #define LPDDR4__DENALI_PI_211__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_211__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_WIDTH 7U
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0__REG DENALI_PI_211
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0__FLD LPDDR4__DENALI_PI_211__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0
- #define LPDDR4__DENALI_PI_212_READ_MASK 0x0003030FU
- #define LPDDR4__DENALI_PI_212_WRITE_MASK 0x0003030FU
- #define LPDDR4__DENALI_PI_212__PI_WDQLVL_VREF_DELTA_F0_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_212__PI_WDQLVL_VREF_DELTA_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_212__PI_WDQLVL_VREF_DELTA_F0_WIDTH 4U
- #define LPDDR4__PI_WDQLVL_VREF_DELTA_F0__REG DENALI_PI_212
- #define LPDDR4__PI_WDQLVL_VREF_DELTA_F0__FLD LPDDR4__DENALI_PI_212__PI_WDQLVL_VREF_DELTA_F0
- #define LPDDR4__DENALI_PI_212__PI_WDQLVL_EN_F0_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_212__PI_WDQLVL_EN_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_212__PI_WDQLVL_EN_F0_WIDTH 2U
- #define LPDDR4__PI_WDQLVL_EN_F0__REG DENALI_PI_212
- #define LPDDR4__PI_WDQLVL_EN_F0__FLD LPDDR4__DENALI_PI_212__PI_WDQLVL_EN_F0
- #define LPDDR4__DENALI_PI_212__PI_NTP_TRAIN_EN_F0_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_212__PI_NTP_TRAIN_EN_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_212__PI_NTP_TRAIN_EN_F0_WIDTH 2U
- #define LPDDR4__PI_NTP_TRAIN_EN_F0__REG DENALI_PI_212
- #define LPDDR4__PI_NTP_TRAIN_EN_F0__FLD LPDDR4__DENALI_PI_212__PI_NTP_TRAIN_EN_F0
- #define LPDDR4__DENALI_PI_213_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_213_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_PI_213__PI_TDFI_WDQLVL_WR_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_213__PI_TDFI_WDQLVL_WR_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_213__PI_TDFI_WDQLVL_WR_F1_WIDTH 10U
- #define LPDDR4__PI_TDFI_WDQLVL_WR_F1__REG DENALI_PI_213
- #define LPDDR4__PI_TDFI_WDQLVL_WR_F1__FLD LPDDR4__DENALI_PI_213__PI_TDFI_WDQLVL_WR_F1
- #define LPDDR4__DENALI_PI_213__PI_TDFI_WDQLVL_RW_F1_MASK 0x03FF0000U
- #define LPDDR4__DENALI_PI_213__PI_TDFI_WDQLVL_RW_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_213__PI_TDFI_WDQLVL_RW_F1_WIDTH 10U
- #define LPDDR4__PI_TDFI_WDQLVL_RW_F1__REG DENALI_PI_213
- #define LPDDR4__PI_TDFI_WDQLVL_RW_F1__FLD LPDDR4__DENALI_PI_213__PI_TDFI_WDQLVL_RW_F1
- #define LPDDR4__DENALI_PI_214_READ_MASK 0x030F7F7FU
- #define LPDDR4__DENALI_PI_214_WRITE_MASK 0x030F7F7FU
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_INITIAL_START_POINT_F1_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_INITIAL_START_POINT_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_INITIAL_START_POINT_F1_WIDTH 7U
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F1__REG DENALI_PI_214
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F1__FLD LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_INITIAL_START_POINT_F1
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_MASK 0x00007F00U
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_WIDTH 7U
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1__REG DENALI_PI_214
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1__FLD LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_DELTA_F1_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_DELTA_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_DELTA_F1_WIDTH 4U
- #define LPDDR4__PI_WDQLVL_VREF_DELTA_F1__REG DENALI_PI_214
- #define LPDDR4__PI_WDQLVL_VREF_DELTA_F1__FLD LPDDR4__DENALI_PI_214__PI_WDQLVL_VREF_DELTA_F1
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_EN_F1_MASK 0x03000000U
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_EN_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_214__PI_WDQLVL_EN_F1_WIDTH 2U
- #define LPDDR4__PI_WDQLVL_EN_F1__REG DENALI_PI_214
- #define LPDDR4__PI_WDQLVL_EN_F1__FLD LPDDR4__DENALI_PI_214__PI_WDQLVL_EN_F1
- #define LPDDR4__DENALI_PI_215_READ_MASK 0x0003FF03U
- #define LPDDR4__DENALI_PI_215_WRITE_MASK 0x0003FF03U
- #define LPDDR4__DENALI_PI_215__PI_NTP_TRAIN_EN_F1_MASK 0x00000003U
- #define LPDDR4__DENALI_PI_215__PI_NTP_TRAIN_EN_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_215__PI_NTP_TRAIN_EN_F1_WIDTH 2U
- #define LPDDR4__PI_NTP_TRAIN_EN_F1__REG DENALI_PI_215
- #define LPDDR4__PI_NTP_TRAIN_EN_F1__FLD LPDDR4__DENALI_PI_215__PI_NTP_TRAIN_EN_F1
- #define LPDDR4__DENALI_PI_215__PI_TDFI_WDQLVL_WR_F2_MASK 0x0003FF00U
- #define LPDDR4__DENALI_PI_215__PI_TDFI_WDQLVL_WR_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_215__PI_TDFI_WDQLVL_WR_F2_WIDTH 10U
- #define LPDDR4__PI_TDFI_WDQLVL_WR_F2__REG DENALI_PI_215
- #define LPDDR4__PI_TDFI_WDQLVL_WR_F2__FLD LPDDR4__DENALI_PI_215__PI_TDFI_WDQLVL_WR_F2
- #define LPDDR4__DENALI_PI_216_READ_MASK 0x7F7F03FFU
- #define LPDDR4__DENALI_PI_216_WRITE_MASK 0x7F7F03FFU
- #define LPDDR4__DENALI_PI_216__PI_TDFI_WDQLVL_RW_F2_MASK 0x000003FFU
- #define LPDDR4__DENALI_PI_216__PI_TDFI_WDQLVL_RW_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_216__PI_TDFI_WDQLVL_RW_F2_WIDTH 10U
- #define LPDDR4__PI_TDFI_WDQLVL_RW_F2__REG DENALI_PI_216
- #define LPDDR4__PI_TDFI_WDQLVL_RW_F2__FLD LPDDR4__DENALI_PI_216__PI_TDFI_WDQLVL_RW_F2
- #define LPDDR4__DENALI_PI_216__PI_WDQLVL_VREF_INITIAL_START_POINT_F2_MASK 0x007F0000U
- #define LPDDR4__DENALI_PI_216__PI_WDQLVL_VREF_INITIAL_START_POINT_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_216__PI_WDQLVL_VREF_INITIAL_START_POINT_F2_WIDTH 7U
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F2__REG DENALI_PI_216
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F2__FLD LPDDR4__DENALI_PI_216__PI_WDQLVL_VREF_INITIAL_START_POINT_F2
- #define LPDDR4__DENALI_PI_216__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_MASK 0x7F000000U
- #define LPDDR4__DENALI_PI_216__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_216__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_WIDTH 7U
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2__REG DENALI_PI_216
- #define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2__FLD LPDDR4__DENALI_PI_216__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2
- #define LPDDR4__DENALI_PI_217_READ_MASK 0xFF03030FU
- #define LPDDR4__DENALI_PI_217_WRITE_MASK 0xFF03030FU
- #define LPDDR4__DENALI_PI_217__PI_WDQLVL_VREF_DELTA_F2_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_217__PI_WDQLVL_VREF_DELTA_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_217__PI_WDQLVL_VREF_DELTA_F2_WIDTH 4U
- #define LPDDR4__PI_WDQLVL_VREF_DELTA_F2__REG DENALI_PI_217
- #define LPDDR4__PI_WDQLVL_VREF_DELTA_F2__FLD LPDDR4__DENALI_PI_217__PI_WDQLVL_VREF_DELTA_F2
- #define LPDDR4__DENALI_PI_217__PI_WDQLVL_EN_F2_MASK 0x00000300U
- #define LPDDR4__DENALI_PI_217__PI_WDQLVL_EN_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_217__PI_WDQLVL_EN_F2_WIDTH 2U
- #define LPDDR4__PI_WDQLVL_EN_F2__REG DENALI_PI_217
- #define LPDDR4__PI_WDQLVL_EN_F2__FLD LPDDR4__DENALI_PI_217__PI_WDQLVL_EN_F2
- #define LPDDR4__DENALI_PI_217__PI_NTP_TRAIN_EN_F2_MASK 0x00030000U
- #define LPDDR4__DENALI_PI_217__PI_NTP_TRAIN_EN_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_217__PI_NTP_TRAIN_EN_F2_WIDTH 2U
- #define LPDDR4__PI_NTP_TRAIN_EN_F2__REG DENALI_PI_217
- #define LPDDR4__PI_NTP_TRAIN_EN_F2__FLD LPDDR4__DENALI_PI_217__PI_NTP_TRAIN_EN_F2
- #define LPDDR4__DENALI_PI_217__PI_TRTP_F0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_217__PI_TRTP_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_217__PI_TRTP_F0_WIDTH 8U
- #define LPDDR4__PI_TRTP_F0__REG DENALI_PI_217
- #define LPDDR4__PI_TRTP_F0__FLD LPDDR4__DENALI_PI_217__PI_TRTP_F0
- #define LPDDR4__DENALI_PI_218_READ_MASK 0xFF3FFFFFU
- #define LPDDR4__DENALI_PI_218_WRITE_MASK 0xFF3FFFFFU
- #define LPDDR4__DENALI_PI_218__PI_TRP_F0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_218__PI_TRP_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_218__PI_TRP_F0_WIDTH 8U
- #define LPDDR4__PI_TRP_F0__REG DENALI_PI_218
- #define LPDDR4__PI_TRP_F0__FLD LPDDR4__DENALI_PI_218__PI_TRP_F0
- #define LPDDR4__DENALI_PI_218__PI_TRCD_F0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_218__PI_TRCD_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_218__PI_TRCD_F0_WIDTH 8U
- #define LPDDR4__PI_TRCD_F0__REG DENALI_PI_218
- #define LPDDR4__PI_TRCD_F0__FLD LPDDR4__DENALI_PI_218__PI_TRCD_F0
- #define LPDDR4__DENALI_PI_218__PI_TWTR_F0_MASK 0x003F0000U
- #define LPDDR4__DENALI_PI_218__PI_TWTR_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_218__PI_TWTR_F0_WIDTH 6U
- #define LPDDR4__PI_TWTR_F0__REG DENALI_PI_218
- #define LPDDR4__PI_TWTR_F0__FLD LPDDR4__DENALI_PI_218__PI_TWTR_F0
- #define LPDDR4__DENALI_PI_218__PI_TWR_F0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_218__PI_TWR_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_218__PI_TWR_F0_WIDTH 8U
- #define LPDDR4__PI_TWR_F0__REG DENALI_PI_218
- #define LPDDR4__PI_TWR_F0__FLD LPDDR4__DENALI_PI_218__PI_TWR_F0
- #define LPDDR4__DENALI_PI_219_READ_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_PI_219_WRITE_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_PI_219__PI_TRAS_MAX_F0_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_PI_219__PI_TRAS_MAX_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_219__PI_TRAS_MAX_F0_WIDTH 17U
- #define LPDDR4__PI_TRAS_MAX_F0__REG DENALI_PI_219
- #define LPDDR4__PI_TRAS_MAX_F0__FLD LPDDR4__DENALI_PI_219__PI_TRAS_MAX_F0
- #define LPDDR4__DENALI_PI_219__PI_TRAS_MIN_F0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_219__PI_TRAS_MIN_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_219__PI_TRAS_MIN_F0_WIDTH 8U
- #define LPDDR4__PI_TRAS_MIN_F0__REG DENALI_PI_219
- #define LPDDR4__PI_TRAS_MIN_F0__FLD LPDDR4__DENALI_PI_219__PI_TRAS_MIN_F0
- #define LPDDR4__DENALI_PI_220_READ_MASK 0xFFFF3F0FU
- #define LPDDR4__DENALI_PI_220_WRITE_MASK 0xFFFF3F0FU
- #define LPDDR4__DENALI_PI_220__PI_TDQSCK_MAX_F0_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_220__PI_TDQSCK_MAX_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_220__PI_TDQSCK_MAX_F0_WIDTH 4U
- #define LPDDR4__PI_TDQSCK_MAX_F0__REG DENALI_PI_220
- #define LPDDR4__PI_TDQSCK_MAX_F0__FLD LPDDR4__DENALI_PI_220__PI_TDQSCK_MAX_F0
- #define LPDDR4__DENALI_PI_220__PI_TCCDMW_F0_MASK 0x00003F00U
- #define LPDDR4__DENALI_PI_220__PI_TCCDMW_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_220__PI_TCCDMW_F0_WIDTH 6U
- #define LPDDR4__PI_TCCDMW_F0__REG DENALI_PI_220
- #define LPDDR4__PI_TCCDMW_F0__FLD LPDDR4__DENALI_PI_220__PI_TCCDMW_F0
- #define LPDDR4__DENALI_PI_220__PI_TSR_F0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_220__PI_TSR_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_220__PI_TSR_F0_WIDTH 8U
- #define LPDDR4__PI_TSR_F0__REG DENALI_PI_220
- #define LPDDR4__PI_TSR_F0__FLD LPDDR4__DENALI_PI_220__PI_TSR_F0
- #define LPDDR4__DENALI_PI_220__PI_TMRD_F0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_220__PI_TMRD_F0_SHIFT 24U
- #define LPDDR4__DENALI_PI_220__PI_TMRD_F0_WIDTH 8U
- #define LPDDR4__PI_TMRD_F0__REG DENALI_PI_220
- #define LPDDR4__PI_TMRD_F0__FLD LPDDR4__DENALI_PI_220__PI_TMRD_F0
- #define LPDDR4__DENALI_PI_221_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_221_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_221__PI_TMRW_F0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_221__PI_TMRW_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_221__PI_TMRW_F0_WIDTH 8U
- #define LPDDR4__PI_TMRW_F0__REG DENALI_PI_221
- #define LPDDR4__PI_TMRW_F0__FLD LPDDR4__DENALI_PI_221__PI_TMRW_F0
- #define LPDDR4__DENALI_PI_221__PI_TRTP_F1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_221__PI_TRTP_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_221__PI_TRTP_F1_WIDTH 8U
- #define LPDDR4__PI_TRTP_F1__REG DENALI_PI_221
- #define LPDDR4__PI_TRTP_F1__FLD LPDDR4__DENALI_PI_221__PI_TRTP_F1
- #define LPDDR4__DENALI_PI_221__PI_TRP_F1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_221__PI_TRP_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_221__PI_TRP_F1_WIDTH 8U
- #define LPDDR4__PI_TRP_F1__REG DENALI_PI_221
- #define LPDDR4__PI_TRP_F1__FLD LPDDR4__DENALI_PI_221__PI_TRP_F1
- #define LPDDR4__DENALI_PI_221__PI_TRCD_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_221__PI_TRCD_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_221__PI_TRCD_F1_WIDTH 8U
- #define LPDDR4__PI_TRCD_F1__REG DENALI_PI_221
- #define LPDDR4__PI_TRCD_F1__FLD LPDDR4__DENALI_PI_221__PI_TRCD_F1
- #define LPDDR4__DENALI_PI_222_READ_MASK 0x0000FF3FU
- #define LPDDR4__DENALI_PI_222_WRITE_MASK 0x0000FF3FU
- #define LPDDR4__DENALI_PI_222__PI_TWTR_F1_MASK 0x0000003FU
- #define LPDDR4__DENALI_PI_222__PI_TWTR_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_222__PI_TWTR_F1_WIDTH 6U
- #define LPDDR4__PI_TWTR_F1__REG DENALI_PI_222
- #define LPDDR4__PI_TWTR_F1__FLD LPDDR4__DENALI_PI_222__PI_TWTR_F1
- #define LPDDR4__DENALI_PI_222__PI_TWR_F1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_222__PI_TWR_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_222__PI_TWR_F1_WIDTH 8U
- #define LPDDR4__PI_TWR_F1__REG DENALI_PI_222
- #define LPDDR4__PI_TWR_F1__FLD LPDDR4__DENALI_PI_222__PI_TWR_F1
- #define LPDDR4__DENALI_PI_223_READ_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_PI_223_WRITE_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_PI_223__PI_TRAS_MAX_F1_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_PI_223__PI_TRAS_MAX_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_223__PI_TRAS_MAX_F1_WIDTH 17U
- #define LPDDR4__PI_TRAS_MAX_F1__REG DENALI_PI_223
- #define LPDDR4__PI_TRAS_MAX_F1__FLD LPDDR4__DENALI_PI_223__PI_TRAS_MAX_F1
- #define LPDDR4__DENALI_PI_223__PI_TRAS_MIN_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_223__PI_TRAS_MIN_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_223__PI_TRAS_MIN_F1_WIDTH 8U
- #define LPDDR4__PI_TRAS_MIN_F1__REG DENALI_PI_223
- #define LPDDR4__PI_TRAS_MIN_F1__FLD LPDDR4__DENALI_PI_223__PI_TRAS_MIN_F1
- #define LPDDR4__DENALI_PI_224_READ_MASK 0xFFFF3F0FU
- #define LPDDR4__DENALI_PI_224_WRITE_MASK 0xFFFF3F0FU
- #define LPDDR4__DENALI_PI_224__PI_TDQSCK_MAX_F1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_224__PI_TDQSCK_MAX_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_224__PI_TDQSCK_MAX_F1_WIDTH 4U
- #define LPDDR4__PI_TDQSCK_MAX_F1__REG DENALI_PI_224
- #define LPDDR4__PI_TDQSCK_MAX_F1__FLD LPDDR4__DENALI_PI_224__PI_TDQSCK_MAX_F1
- #define LPDDR4__DENALI_PI_224__PI_TCCDMW_F1_MASK 0x00003F00U
- #define LPDDR4__DENALI_PI_224__PI_TCCDMW_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_224__PI_TCCDMW_F1_WIDTH 6U
- #define LPDDR4__PI_TCCDMW_F1__REG DENALI_PI_224
- #define LPDDR4__PI_TCCDMW_F1__FLD LPDDR4__DENALI_PI_224__PI_TCCDMW_F1
- #define LPDDR4__DENALI_PI_224__PI_TSR_F1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_224__PI_TSR_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_224__PI_TSR_F1_WIDTH 8U
- #define LPDDR4__PI_TSR_F1__REG DENALI_PI_224
- #define LPDDR4__PI_TSR_F1__FLD LPDDR4__DENALI_PI_224__PI_TSR_F1
- #define LPDDR4__DENALI_PI_224__PI_TMRD_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_224__PI_TMRD_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_224__PI_TMRD_F1_WIDTH 8U
- #define LPDDR4__PI_TMRD_F1__REG DENALI_PI_224
- #define LPDDR4__PI_TMRD_F1__FLD LPDDR4__DENALI_PI_224__PI_TMRD_F1
- #define LPDDR4__DENALI_PI_225_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_225_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_225__PI_TMRW_F1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_225__PI_TMRW_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_225__PI_TMRW_F1_WIDTH 8U
- #define LPDDR4__PI_TMRW_F1__REG DENALI_PI_225
- #define LPDDR4__PI_TMRW_F1__FLD LPDDR4__DENALI_PI_225__PI_TMRW_F1
- #define LPDDR4__DENALI_PI_225__PI_TRTP_F2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_225__PI_TRTP_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_225__PI_TRTP_F2_WIDTH 8U
- #define LPDDR4__PI_TRTP_F2__REG DENALI_PI_225
- #define LPDDR4__PI_TRTP_F2__FLD LPDDR4__DENALI_PI_225__PI_TRTP_F2
- #define LPDDR4__DENALI_PI_225__PI_TRP_F2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_225__PI_TRP_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_225__PI_TRP_F2_WIDTH 8U
- #define LPDDR4__PI_TRP_F2__REG DENALI_PI_225
- #define LPDDR4__PI_TRP_F2__FLD LPDDR4__DENALI_PI_225__PI_TRP_F2
- #define LPDDR4__DENALI_PI_225__PI_TRCD_F2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_225__PI_TRCD_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_225__PI_TRCD_F2_WIDTH 8U
- #define LPDDR4__PI_TRCD_F2__REG DENALI_PI_225
- #define LPDDR4__PI_TRCD_F2__FLD LPDDR4__DENALI_PI_225__PI_TRCD_F2
- #define LPDDR4__DENALI_PI_226_READ_MASK 0x0000FF3FU
- #define LPDDR4__DENALI_PI_226_WRITE_MASK 0x0000FF3FU
- #define LPDDR4__DENALI_PI_226__PI_TWTR_F2_MASK 0x0000003FU
- #define LPDDR4__DENALI_PI_226__PI_TWTR_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_226__PI_TWTR_F2_WIDTH 6U
- #define LPDDR4__PI_TWTR_F2__REG DENALI_PI_226
- #define LPDDR4__PI_TWTR_F2__FLD LPDDR4__DENALI_PI_226__PI_TWTR_F2
- #define LPDDR4__DENALI_PI_226__PI_TWR_F2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_226__PI_TWR_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_226__PI_TWR_F2_WIDTH 8U
- #define LPDDR4__PI_TWR_F2__REG DENALI_PI_226
- #define LPDDR4__PI_TWR_F2__FLD LPDDR4__DENALI_PI_226__PI_TWR_F2
- #define LPDDR4__DENALI_PI_227_READ_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_PI_227_WRITE_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_PI_227__PI_TRAS_MAX_F2_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_PI_227__PI_TRAS_MAX_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_227__PI_TRAS_MAX_F2_WIDTH 17U
- #define LPDDR4__PI_TRAS_MAX_F2__REG DENALI_PI_227
- #define LPDDR4__PI_TRAS_MAX_F2__FLD LPDDR4__DENALI_PI_227__PI_TRAS_MAX_F2
- #define LPDDR4__DENALI_PI_227__PI_TRAS_MIN_F2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_227__PI_TRAS_MIN_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_227__PI_TRAS_MIN_F2_WIDTH 8U
- #define LPDDR4__PI_TRAS_MIN_F2__REG DENALI_PI_227
- #define LPDDR4__PI_TRAS_MIN_F2__FLD LPDDR4__DENALI_PI_227__PI_TRAS_MIN_F2
- #define LPDDR4__DENALI_PI_228_READ_MASK 0xFFFF3F0FU
- #define LPDDR4__DENALI_PI_228_WRITE_MASK 0xFFFF3F0FU
- #define LPDDR4__DENALI_PI_228__PI_TDQSCK_MAX_F2_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_228__PI_TDQSCK_MAX_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_228__PI_TDQSCK_MAX_F2_WIDTH 4U
- #define LPDDR4__PI_TDQSCK_MAX_F2__REG DENALI_PI_228
- #define LPDDR4__PI_TDQSCK_MAX_F2__FLD LPDDR4__DENALI_PI_228__PI_TDQSCK_MAX_F2
- #define LPDDR4__DENALI_PI_228__PI_TCCDMW_F2_MASK 0x00003F00U
- #define LPDDR4__DENALI_PI_228__PI_TCCDMW_F2_SHIFT 8U
- #define LPDDR4__DENALI_PI_228__PI_TCCDMW_F2_WIDTH 6U
- #define LPDDR4__PI_TCCDMW_F2__REG DENALI_PI_228
- #define LPDDR4__PI_TCCDMW_F2__FLD LPDDR4__DENALI_PI_228__PI_TCCDMW_F2
- #define LPDDR4__DENALI_PI_228__PI_TSR_F2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_228__PI_TSR_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_228__PI_TSR_F2_WIDTH 8U
- #define LPDDR4__PI_TSR_F2__REG DENALI_PI_228
- #define LPDDR4__PI_TSR_F2__FLD LPDDR4__DENALI_PI_228__PI_TSR_F2
- #define LPDDR4__DENALI_PI_228__PI_TMRD_F2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_228__PI_TMRD_F2_SHIFT 24U
- #define LPDDR4__DENALI_PI_228__PI_TMRD_F2_WIDTH 8U
- #define LPDDR4__PI_TMRD_F2__REG DENALI_PI_228
- #define LPDDR4__PI_TMRD_F2__FLD LPDDR4__DENALI_PI_228__PI_TMRD_F2
- #define LPDDR4__DENALI_PI_229_READ_MASK 0x1FFFFFFFU
- #define LPDDR4__DENALI_PI_229_WRITE_MASK 0x1FFFFFFFU
- #define LPDDR4__DENALI_PI_229__PI_TMRW_F2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_229__PI_TMRW_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_229__PI_TMRW_F2_WIDTH 8U
- #define LPDDR4__PI_TMRW_F2__REG DENALI_PI_229
- #define LPDDR4__PI_TMRW_F2__FLD LPDDR4__DENALI_PI_229__PI_TMRW_F2
- #define LPDDR4__DENALI_PI_229__PI_TDFI_CTRLUPD_MAX_F0_MASK 0x1FFFFF00U
- #define LPDDR4__DENALI_PI_229__PI_TDFI_CTRLUPD_MAX_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_229__PI_TDFI_CTRLUPD_MAX_F0_WIDTH 21U
- #define LPDDR4__PI_TDFI_CTRLUPD_MAX_F0__REG DENALI_PI_229
- #define LPDDR4__PI_TDFI_CTRLUPD_MAX_F0__FLD LPDDR4__DENALI_PI_229__PI_TDFI_CTRLUPD_MAX_F0
- #define LPDDR4__DENALI_PI_230_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_230_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_230__PI_TDFI_CTRLUPD_INTERVAL_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_230__PI_TDFI_CTRLUPD_INTERVAL_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_230__PI_TDFI_CTRLUPD_INTERVAL_F0_WIDTH 32U
- #define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F0__REG DENALI_PI_230
- #define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F0__FLD LPDDR4__DENALI_PI_230__PI_TDFI_CTRLUPD_INTERVAL_F0
- #define LPDDR4__DENALI_PI_231_READ_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_PI_231_WRITE_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_PI_231__PI_TDFI_CTRLUPD_MAX_F1_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_PI_231__PI_TDFI_CTRLUPD_MAX_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_231__PI_TDFI_CTRLUPD_MAX_F1_WIDTH 21U
- #define LPDDR4__PI_TDFI_CTRLUPD_MAX_F1__REG DENALI_PI_231
- #define LPDDR4__PI_TDFI_CTRLUPD_MAX_F1__FLD LPDDR4__DENALI_PI_231__PI_TDFI_CTRLUPD_MAX_F1
- #define LPDDR4__DENALI_PI_232_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_232_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_232__PI_TDFI_CTRLUPD_INTERVAL_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_232__PI_TDFI_CTRLUPD_INTERVAL_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_232__PI_TDFI_CTRLUPD_INTERVAL_F1_WIDTH 32U
- #define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F1__REG DENALI_PI_232
- #define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F1__FLD LPDDR4__DENALI_PI_232__PI_TDFI_CTRLUPD_INTERVAL_F1
- #define LPDDR4__DENALI_PI_233_READ_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_PI_233_WRITE_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_PI_233__PI_TDFI_CTRLUPD_MAX_F2_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_PI_233__PI_TDFI_CTRLUPD_MAX_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_233__PI_TDFI_CTRLUPD_MAX_F2_WIDTH 21U
- #define LPDDR4__PI_TDFI_CTRLUPD_MAX_F2__REG DENALI_PI_233
- #define LPDDR4__PI_TDFI_CTRLUPD_MAX_F2__FLD LPDDR4__DENALI_PI_233__PI_TDFI_CTRLUPD_MAX_F2
- #define LPDDR4__DENALI_PI_234_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_234_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_234__PI_TDFI_CTRLUPD_INTERVAL_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_234__PI_TDFI_CTRLUPD_INTERVAL_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_234__PI_TDFI_CTRLUPD_INTERVAL_F2_WIDTH 32U
- #define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F2__REG DENALI_PI_234
- #define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F2__FLD LPDDR4__DENALI_PI_234__PI_TDFI_CTRLUPD_INTERVAL_F2
- #define LPDDR4__DENALI_PI_235_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_235_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_235__PI_TXSR_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_235__PI_TXSR_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_235__PI_TXSR_F0_WIDTH 16U
- #define LPDDR4__PI_TXSR_F0__REG DENALI_PI_235
- #define LPDDR4__PI_TXSR_F0__FLD LPDDR4__DENALI_PI_235__PI_TXSR_F0
- #define LPDDR4__DENALI_PI_235__PI_TXSR_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_PI_235__PI_TXSR_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_235__PI_TXSR_F1_WIDTH 16U
- #define LPDDR4__PI_TXSR_F1__REG DENALI_PI_235
- #define LPDDR4__PI_TXSR_F1__FLD LPDDR4__DENALI_PI_235__PI_TXSR_F1
- #define LPDDR4__DENALI_PI_236_READ_MASK 0x3F3FFFFFU
- #define LPDDR4__DENALI_PI_236_WRITE_MASK 0x3F3FFFFFU
- #define LPDDR4__DENALI_PI_236__PI_TXSR_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_236__PI_TXSR_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_236__PI_TXSR_F2_WIDTH 16U
- #define LPDDR4__PI_TXSR_F2__REG DENALI_PI_236
- #define LPDDR4__PI_TXSR_F2__FLD LPDDR4__DENALI_PI_236__PI_TXSR_F2
- #define LPDDR4__DENALI_PI_236__PI_TEXCKE_F0_MASK 0x003F0000U
- #define LPDDR4__DENALI_PI_236__PI_TEXCKE_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_236__PI_TEXCKE_F0_WIDTH 6U
- #define LPDDR4__PI_TEXCKE_F0__REG DENALI_PI_236
- #define LPDDR4__PI_TEXCKE_F0__FLD LPDDR4__DENALI_PI_236__PI_TEXCKE_F0
- #define LPDDR4__DENALI_PI_236__PI_TEXCKE_F1_MASK 0x3F000000U
- #define LPDDR4__DENALI_PI_236__PI_TEXCKE_F1_SHIFT 24U
- #define LPDDR4__DENALI_PI_236__PI_TEXCKE_F1_WIDTH 6U
- #define LPDDR4__PI_TEXCKE_F1__REG DENALI_PI_236
- #define LPDDR4__PI_TEXCKE_F1__FLD LPDDR4__DENALI_PI_236__PI_TEXCKE_F1
- #define LPDDR4__DENALI_PI_237_READ_MASK 0xFFFFFF3FU
- #define LPDDR4__DENALI_PI_237_WRITE_MASK 0xFFFFFF3FU
- #define LPDDR4__DENALI_PI_237__PI_TEXCKE_F2_MASK 0x0000003FU
- #define LPDDR4__DENALI_PI_237__PI_TEXCKE_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_237__PI_TEXCKE_F2_WIDTH 6U
- #define LPDDR4__PI_TEXCKE_F2__REG DENALI_PI_237
- #define LPDDR4__PI_TEXCKE_F2__FLD LPDDR4__DENALI_PI_237__PI_TEXCKE_F2
- #define LPDDR4__DENALI_PI_237__PI_TINIT_F0_MASK 0xFFFFFF00U
- #define LPDDR4__DENALI_PI_237__PI_TINIT_F0_SHIFT 8U
- #define LPDDR4__DENALI_PI_237__PI_TINIT_F0_WIDTH 24U
- #define LPDDR4__PI_TINIT_F0__REG DENALI_PI_237
- #define LPDDR4__PI_TINIT_F0__FLD LPDDR4__DENALI_PI_237__PI_TINIT_F0
- #define LPDDR4__DENALI_PI_238_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_238_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_238__PI_TINIT3_F0_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_238__PI_TINIT3_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_238__PI_TINIT3_F0_WIDTH 24U
- #define LPDDR4__PI_TINIT3_F0__REG DENALI_PI_238
- #define LPDDR4__PI_TINIT3_F0__FLD LPDDR4__DENALI_PI_238__PI_TINIT3_F0
- #define LPDDR4__DENALI_PI_239_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_239_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_239__PI_TINIT4_F0_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_239__PI_TINIT4_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_239__PI_TINIT4_F0_WIDTH 24U
- #define LPDDR4__PI_TINIT4_F0__REG DENALI_PI_239
- #define LPDDR4__PI_TINIT4_F0__FLD LPDDR4__DENALI_PI_239__PI_TINIT4_F0
- #define LPDDR4__DENALI_PI_240_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_240_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_240__PI_TINIT5_F0_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_240__PI_TINIT5_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_240__PI_TINIT5_F0_WIDTH 24U
- #define LPDDR4__PI_TINIT5_F0__REG DENALI_PI_240
- #define LPDDR4__PI_TINIT5_F0__FLD LPDDR4__DENALI_PI_240__PI_TINIT5_F0
- #define LPDDR4__DENALI_PI_241_READ_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_241_WRITE_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_241__PI_TXSNR_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_241__PI_TXSNR_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_241__PI_TXSNR_F0_WIDTH 16U
- #define LPDDR4__PI_TXSNR_F0__REG DENALI_PI_241
- #define LPDDR4__PI_TXSNR_F0__FLD LPDDR4__DENALI_PI_241__PI_TXSNR_F0
- #define LPDDR4__DENALI_PI_242_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_242_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_242__PI_TINIT_F1_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_242__PI_TINIT_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_242__PI_TINIT_F1_WIDTH 24U
- #define LPDDR4__PI_TINIT_F1__REG DENALI_PI_242
- #define LPDDR4__PI_TINIT_F1__FLD LPDDR4__DENALI_PI_242__PI_TINIT_F1
- #define LPDDR4__DENALI_PI_243_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_243_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_243__PI_TINIT3_F1_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_243__PI_TINIT3_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_243__PI_TINIT3_F1_WIDTH 24U
- #define LPDDR4__PI_TINIT3_F1__REG DENALI_PI_243
- #define LPDDR4__PI_TINIT3_F1__FLD LPDDR4__DENALI_PI_243__PI_TINIT3_F1
- #define LPDDR4__DENALI_PI_244_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_244_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_244__PI_TINIT4_F1_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_244__PI_TINIT4_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_244__PI_TINIT4_F1_WIDTH 24U
- #define LPDDR4__PI_TINIT4_F1__REG DENALI_PI_244
- #define LPDDR4__PI_TINIT4_F1__FLD LPDDR4__DENALI_PI_244__PI_TINIT4_F1
- #define LPDDR4__DENALI_PI_245_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_245_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_245__PI_TINIT5_F1_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_245__PI_TINIT5_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_245__PI_TINIT5_F1_WIDTH 24U
- #define LPDDR4__PI_TINIT5_F1__REG DENALI_PI_245
- #define LPDDR4__PI_TINIT5_F1__FLD LPDDR4__DENALI_PI_245__PI_TINIT5_F1
- #define LPDDR4__DENALI_PI_246_READ_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_246_WRITE_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_246__PI_TXSNR_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_246__PI_TXSNR_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_246__PI_TXSNR_F1_WIDTH 16U
- #define LPDDR4__PI_TXSNR_F1__REG DENALI_PI_246
- #define LPDDR4__PI_TXSNR_F1__FLD LPDDR4__DENALI_PI_246__PI_TXSNR_F1
- #define LPDDR4__DENALI_PI_247_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_247_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_247__PI_TINIT_F2_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_247__PI_TINIT_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_247__PI_TINIT_F2_WIDTH 24U
- #define LPDDR4__PI_TINIT_F2__REG DENALI_PI_247
- #define LPDDR4__PI_TINIT_F2__FLD LPDDR4__DENALI_PI_247__PI_TINIT_F2
- #define LPDDR4__DENALI_PI_248_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_248_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_248__PI_TINIT3_F2_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_248__PI_TINIT3_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_248__PI_TINIT3_F2_WIDTH 24U
- #define LPDDR4__PI_TINIT3_F2__REG DENALI_PI_248
- #define LPDDR4__PI_TINIT3_F2__FLD LPDDR4__DENALI_PI_248__PI_TINIT3_F2
- #define LPDDR4__DENALI_PI_249_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_249_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_249__PI_TINIT4_F2_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_249__PI_TINIT4_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_249__PI_TINIT4_F2_WIDTH 24U
- #define LPDDR4__PI_TINIT4_F2__REG DENALI_PI_249
- #define LPDDR4__PI_TINIT4_F2__FLD LPDDR4__DENALI_PI_249__PI_TINIT4_F2
- #define LPDDR4__DENALI_PI_250_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_250_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_250__PI_TINIT5_F2_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_PI_250__PI_TINIT5_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_250__PI_TINIT5_F2_WIDTH 24U
- #define LPDDR4__PI_TINIT5_F2__REG DENALI_PI_250
- #define LPDDR4__PI_TINIT5_F2__FLD LPDDR4__DENALI_PI_250__PI_TINIT5_F2
- #define LPDDR4__DENALI_PI_251_READ_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_251_WRITE_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_251__PI_TXSNR_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_251__PI_TXSNR_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_251__PI_TXSNR_F2_WIDTH 16U
- #define LPDDR4__PI_TXSNR_F2__REG DENALI_PI_251
- #define LPDDR4__PI_TXSNR_F2__FLD LPDDR4__DENALI_PI_251__PI_TXSNR_F2
- #define LPDDR4__DENALI_PI_251__PI_RESERVED49_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_PI_251__PI_RESERVED49_SHIFT 16U
- #define LPDDR4__DENALI_PI_251__PI_RESERVED49_WIDTH 12U
- #define LPDDR4__PI_RESERVED49__REG DENALI_PI_251
- #define LPDDR4__PI_RESERVED49__FLD LPDDR4__DENALI_PI_251__PI_RESERVED49
- #define LPDDR4__DENALI_PI_252_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_252_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_252__PI_RESERVED50_MASK 0x00000FFFU
- #define LPDDR4__DENALI_PI_252__PI_RESERVED50_SHIFT 0U
- #define LPDDR4__DENALI_PI_252__PI_RESERVED50_WIDTH 12U
- #define LPDDR4__PI_RESERVED50__REG DENALI_PI_252
- #define LPDDR4__PI_RESERVED50__FLD LPDDR4__DENALI_PI_252__PI_RESERVED50
- #define LPDDR4__DENALI_PI_252__PI_TZQCAL_F0_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_PI_252__PI_TZQCAL_F0_SHIFT 16U
- #define LPDDR4__DENALI_PI_252__PI_TZQCAL_F0_WIDTH 12U
- #define LPDDR4__PI_TZQCAL_F0__REG DENALI_PI_252
- #define LPDDR4__PI_TZQCAL_F0__FLD LPDDR4__DENALI_PI_252__PI_TZQCAL_F0
- #define LPDDR4__DENALI_PI_253_READ_MASK 0x000FFF7FU
- #define LPDDR4__DENALI_PI_253_WRITE_MASK 0x000FFF7FU
- #define LPDDR4__DENALI_PI_253__PI_TZQLAT_F0_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_253__PI_TZQLAT_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_253__PI_TZQLAT_F0_WIDTH 7U
- #define LPDDR4__PI_TZQLAT_F0__REG DENALI_PI_253
- #define LPDDR4__PI_TZQLAT_F0__FLD LPDDR4__DENALI_PI_253__PI_TZQLAT_F0
- #define LPDDR4__DENALI_PI_253__PI_RESERVED51_MASK 0x000FFF00U
- #define LPDDR4__DENALI_PI_253__PI_RESERVED51_SHIFT 8U
- #define LPDDR4__DENALI_PI_253__PI_RESERVED51_WIDTH 12U
- #define LPDDR4__PI_RESERVED51__REG DENALI_PI_253
- #define LPDDR4__PI_RESERVED51__FLD LPDDR4__DENALI_PI_253__PI_RESERVED51
- #define LPDDR4__DENALI_PI_254_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_254_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_254__PI_RESERVED52_MASK 0x00000FFFU
- #define LPDDR4__DENALI_PI_254__PI_RESERVED52_SHIFT 0U
- #define LPDDR4__DENALI_PI_254__PI_RESERVED52_WIDTH 12U
- #define LPDDR4__PI_RESERVED52__REG DENALI_PI_254
- #define LPDDR4__PI_RESERVED52__FLD LPDDR4__DENALI_PI_254__PI_RESERVED52
- #define LPDDR4__DENALI_PI_254__PI_TZQCAL_F1_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_PI_254__PI_TZQCAL_F1_SHIFT 16U
- #define LPDDR4__DENALI_PI_254__PI_TZQCAL_F1_WIDTH 12U
- #define LPDDR4__PI_TZQCAL_F1__REG DENALI_PI_254
- #define LPDDR4__PI_TZQCAL_F1__FLD LPDDR4__DENALI_PI_254__PI_TZQCAL_F1
- #define LPDDR4__DENALI_PI_255_READ_MASK 0x000FFF7FU
- #define LPDDR4__DENALI_PI_255_WRITE_MASK 0x000FFF7FU
- #define LPDDR4__DENALI_PI_255__PI_TZQLAT_F1_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_255__PI_TZQLAT_F1_SHIFT 0U
- #define LPDDR4__DENALI_PI_255__PI_TZQLAT_F1_WIDTH 7U
- #define LPDDR4__PI_TZQLAT_F1__REG DENALI_PI_255
- #define LPDDR4__PI_TZQLAT_F1__FLD LPDDR4__DENALI_PI_255__PI_TZQLAT_F1
- #define LPDDR4__DENALI_PI_255__PI_RESERVED53_MASK 0x000FFF00U
- #define LPDDR4__DENALI_PI_255__PI_RESERVED53_SHIFT 8U
- #define LPDDR4__DENALI_PI_255__PI_RESERVED53_WIDTH 12U
- #define LPDDR4__PI_RESERVED53__REG DENALI_PI_255
- #define LPDDR4__PI_RESERVED53__FLD LPDDR4__DENALI_PI_255__PI_RESERVED53
- #define LPDDR4__DENALI_PI_256_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_256_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_256__PI_RESERVED54_MASK 0x00000FFFU
- #define LPDDR4__DENALI_PI_256__PI_RESERVED54_SHIFT 0U
- #define LPDDR4__DENALI_PI_256__PI_RESERVED54_WIDTH 12U
- #define LPDDR4__PI_RESERVED54__REG DENALI_PI_256
- #define LPDDR4__PI_RESERVED54__FLD LPDDR4__DENALI_PI_256__PI_RESERVED54
- #define LPDDR4__DENALI_PI_256__PI_TZQCAL_F2_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_PI_256__PI_TZQCAL_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_256__PI_TZQCAL_F2_WIDTH 12U
- #define LPDDR4__PI_TZQCAL_F2__REG DENALI_PI_256
- #define LPDDR4__PI_TZQCAL_F2__FLD LPDDR4__DENALI_PI_256__PI_TZQCAL_F2
- #define LPDDR4__DENALI_PI_257_READ_MASK 0x000FFF7FU
- #define LPDDR4__DENALI_PI_257_WRITE_MASK 0x000FFF7FU
- #define LPDDR4__DENALI_PI_257__PI_TZQLAT_F2_MASK 0x0000007FU
- #define LPDDR4__DENALI_PI_257__PI_TZQLAT_F2_SHIFT 0U
- #define LPDDR4__DENALI_PI_257__PI_TZQLAT_F2_WIDTH 7U
- #define LPDDR4__PI_TZQLAT_F2__REG DENALI_PI_257
- #define LPDDR4__PI_TZQLAT_F2__FLD LPDDR4__DENALI_PI_257__PI_TZQLAT_F2
- #define LPDDR4__DENALI_PI_257__PI_RESERVED55_MASK 0x000FFF00U
- #define LPDDR4__DENALI_PI_257__PI_RESERVED55_SHIFT 8U
- #define LPDDR4__DENALI_PI_257__PI_RESERVED55_WIDTH 12U
- #define LPDDR4__PI_RESERVED55__REG DENALI_PI_257
- #define LPDDR4__PI_RESERVED55__FLD LPDDR4__DENALI_PI_257__PI_RESERVED55
- #define LPDDR4__DENALI_PI_258_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_258_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_PI_258__PI_RESERVED56_MASK 0x00000FFFU
- #define LPDDR4__DENALI_PI_258__PI_RESERVED56_SHIFT 0U
- #define LPDDR4__DENALI_PI_258__PI_RESERVED56_WIDTH 12U
- #define LPDDR4__PI_RESERVED56__REG DENALI_PI_258
- #define LPDDR4__PI_RESERVED56__FLD LPDDR4__DENALI_PI_258__PI_RESERVED56
- #define LPDDR4__DENALI_PI_258__PI_RESERVED57_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_PI_258__PI_RESERVED57_SHIFT 16U
- #define LPDDR4__DENALI_PI_258__PI_RESERVED57_WIDTH 12U
- #define LPDDR4__PI_RESERVED57__REG DENALI_PI_258
- #define LPDDR4__PI_RESERVED57__FLD LPDDR4__DENALI_PI_258__PI_RESERVED57
- #define LPDDR4__DENALI_PI_259_READ_MASK 0xFF0F0F0FU
- #define LPDDR4__DENALI_PI_259_WRITE_MASK 0xFF0F0F0FU
- #define LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F0_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F0_SHIFT 0U
- #define LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F0_WIDTH 4U
- #define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F0__REG DENALI_PI_259
- #define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F0__FLD LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F0
- #define LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F1_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F1_SHIFT 8U
- #define LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F1_WIDTH 4U
- #define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F1__REG DENALI_PI_259
- #define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F1__FLD LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F1
- #define LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F2_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F2_SHIFT 16U
- #define LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F2_WIDTH 4U
- #define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F2__REG DENALI_PI_259
- #define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F2__FLD LPDDR4__DENALI_PI_259__PI_WDQ_OSC_DELTA_INDEX_F2
- #define LPDDR4__DENALI_PI_259__PI_MR13_DATA_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_259__PI_MR13_DATA_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_259__PI_MR13_DATA_0_WIDTH 8U
- #define LPDDR4__PI_MR13_DATA_0__REG DENALI_PI_259
- #define LPDDR4__PI_MR13_DATA_0__FLD LPDDR4__DENALI_PI_259__PI_MR13_DATA_0
- #define LPDDR4__DENALI_PI_260_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_260_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_260__PI_MR15_DATA_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_260__PI_MR15_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_260__PI_MR15_DATA_0_WIDTH 8U
- #define LPDDR4__PI_MR15_DATA_0__REG DENALI_PI_260
- #define LPDDR4__PI_MR15_DATA_0__FLD LPDDR4__DENALI_PI_260__PI_MR15_DATA_0
- #define LPDDR4__DENALI_PI_260__PI_MR16_DATA_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_260__PI_MR16_DATA_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_260__PI_MR16_DATA_0_WIDTH 8U
- #define LPDDR4__PI_MR16_DATA_0__REG DENALI_PI_260
- #define LPDDR4__PI_MR16_DATA_0__FLD LPDDR4__DENALI_PI_260__PI_MR16_DATA_0
- #define LPDDR4__DENALI_PI_260__PI_MR17_DATA_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_260__PI_MR17_DATA_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_260__PI_MR17_DATA_0_WIDTH 8U
- #define LPDDR4__PI_MR17_DATA_0__REG DENALI_PI_260
- #define LPDDR4__PI_MR17_DATA_0__FLD LPDDR4__DENALI_PI_260__PI_MR17_DATA_0
- #define LPDDR4__DENALI_PI_260__PI_MR20_DATA_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_260__PI_MR20_DATA_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_260__PI_MR20_DATA_0_WIDTH 8U
- #define LPDDR4__PI_MR20_DATA_0__REG DENALI_PI_260
- #define LPDDR4__PI_MR20_DATA_0__FLD LPDDR4__DENALI_PI_260__PI_MR20_DATA_0
- #define LPDDR4__DENALI_PI_261_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_261_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_261__PI_MR32_DATA_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_261__PI_MR32_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_261__PI_MR32_DATA_0_WIDTH 8U
- #define LPDDR4__PI_MR32_DATA_0__REG DENALI_PI_261
- #define LPDDR4__PI_MR32_DATA_0__FLD LPDDR4__DENALI_PI_261__PI_MR32_DATA_0
- #define LPDDR4__DENALI_PI_261__PI_MR40_DATA_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_261__PI_MR40_DATA_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_261__PI_MR40_DATA_0_WIDTH 8U
- #define LPDDR4__PI_MR40_DATA_0__REG DENALI_PI_261
- #define LPDDR4__PI_MR40_DATA_0__FLD LPDDR4__DENALI_PI_261__PI_MR40_DATA_0
- #define LPDDR4__DENALI_PI_261__PI_MR13_DATA_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_261__PI_MR13_DATA_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_261__PI_MR13_DATA_1_WIDTH 8U
- #define LPDDR4__PI_MR13_DATA_1__REG DENALI_PI_261
- #define LPDDR4__PI_MR13_DATA_1__FLD LPDDR4__DENALI_PI_261__PI_MR13_DATA_1
- #define LPDDR4__DENALI_PI_261__PI_MR15_DATA_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_261__PI_MR15_DATA_1_SHIFT 24U
- #define LPDDR4__DENALI_PI_261__PI_MR15_DATA_1_WIDTH 8U
- #define LPDDR4__PI_MR15_DATA_1__REG DENALI_PI_261
- #define LPDDR4__PI_MR15_DATA_1__FLD LPDDR4__DENALI_PI_261__PI_MR15_DATA_1
- #define LPDDR4__DENALI_PI_262_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_262_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_262__PI_MR16_DATA_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_262__PI_MR16_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_262__PI_MR16_DATA_1_WIDTH 8U
- #define LPDDR4__PI_MR16_DATA_1__REG DENALI_PI_262
- #define LPDDR4__PI_MR16_DATA_1__FLD LPDDR4__DENALI_PI_262__PI_MR16_DATA_1
- #define LPDDR4__DENALI_PI_262__PI_MR17_DATA_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_262__PI_MR17_DATA_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_262__PI_MR17_DATA_1_WIDTH 8U
- #define LPDDR4__PI_MR17_DATA_1__REG DENALI_PI_262
- #define LPDDR4__PI_MR17_DATA_1__FLD LPDDR4__DENALI_PI_262__PI_MR17_DATA_1
- #define LPDDR4__DENALI_PI_262__PI_MR20_DATA_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_262__PI_MR20_DATA_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_262__PI_MR20_DATA_1_WIDTH 8U
- #define LPDDR4__PI_MR20_DATA_1__REG DENALI_PI_262
- #define LPDDR4__PI_MR20_DATA_1__FLD LPDDR4__DENALI_PI_262__PI_MR20_DATA_1
- #define LPDDR4__DENALI_PI_262__PI_MR32_DATA_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_262__PI_MR32_DATA_1_SHIFT 24U
- #define LPDDR4__DENALI_PI_262__PI_MR32_DATA_1_WIDTH 8U
- #define LPDDR4__PI_MR32_DATA_1__REG DENALI_PI_262
- #define LPDDR4__PI_MR32_DATA_1__FLD LPDDR4__DENALI_PI_262__PI_MR32_DATA_1
- #define LPDDR4__DENALI_PI_263_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_263_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_263__PI_MR40_DATA_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_263__PI_MR40_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_263__PI_MR40_DATA_1_WIDTH 8U
- #define LPDDR4__PI_MR40_DATA_1__REG DENALI_PI_263
- #define LPDDR4__PI_MR40_DATA_1__FLD LPDDR4__DENALI_PI_263__PI_MR40_DATA_1
- #define LPDDR4__DENALI_PI_263__PI_MR13_DATA_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_263__PI_MR13_DATA_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_263__PI_MR13_DATA_2_WIDTH 8U
- #define LPDDR4__PI_MR13_DATA_2__REG DENALI_PI_263
- #define LPDDR4__PI_MR13_DATA_2__FLD LPDDR4__DENALI_PI_263__PI_MR13_DATA_2
- #define LPDDR4__DENALI_PI_263__PI_MR15_DATA_2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_263__PI_MR15_DATA_2_SHIFT 16U
- #define LPDDR4__DENALI_PI_263__PI_MR15_DATA_2_WIDTH 8U
- #define LPDDR4__PI_MR15_DATA_2__REG DENALI_PI_263
- #define LPDDR4__PI_MR15_DATA_2__FLD LPDDR4__DENALI_PI_263__PI_MR15_DATA_2
- #define LPDDR4__DENALI_PI_263__PI_MR16_DATA_2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_263__PI_MR16_DATA_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_263__PI_MR16_DATA_2_WIDTH 8U
- #define LPDDR4__PI_MR16_DATA_2__REG DENALI_PI_263
- #define LPDDR4__PI_MR16_DATA_2__FLD LPDDR4__DENALI_PI_263__PI_MR16_DATA_2
- #define LPDDR4__DENALI_PI_264_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_264_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_264__PI_MR17_DATA_2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_264__PI_MR17_DATA_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_264__PI_MR17_DATA_2_WIDTH 8U
- #define LPDDR4__PI_MR17_DATA_2__REG DENALI_PI_264
- #define LPDDR4__PI_MR17_DATA_2__FLD LPDDR4__DENALI_PI_264__PI_MR17_DATA_2
- #define LPDDR4__DENALI_PI_264__PI_MR20_DATA_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_264__PI_MR20_DATA_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_264__PI_MR20_DATA_2_WIDTH 8U
- #define LPDDR4__PI_MR20_DATA_2__REG DENALI_PI_264
- #define LPDDR4__PI_MR20_DATA_2__FLD LPDDR4__DENALI_PI_264__PI_MR20_DATA_2
- #define LPDDR4__DENALI_PI_264__PI_MR32_DATA_2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_264__PI_MR32_DATA_2_SHIFT 16U
- #define LPDDR4__DENALI_PI_264__PI_MR32_DATA_2_WIDTH 8U
- #define LPDDR4__PI_MR32_DATA_2__REG DENALI_PI_264
- #define LPDDR4__PI_MR32_DATA_2__FLD LPDDR4__DENALI_PI_264__PI_MR32_DATA_2
- #define LPDDR4__DENALI_PI_264__PI_MR40_DATA_2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_264__PI_MR40_DATA_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_264__PI_MR40_DATA_2_WIDTH 8U
- #define LPDDR4__PI_MR40_DATA_2__REG DENALI_PI_264
- #define LPDDR4__PI_MR40_DATA_2__FLD LPDDR4__DENALI_PI_264__PI_MR40_DATA_2
- #define LPDDR4__DENALI_PI_265_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_265_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_265__PI_MR13_DATA_3_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_265__PI_MR13_DATA_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_265__PI_MR13_DATA_3_WIDTH 8U
- #define LPDDR4__PI_MR13_DATA_3__REG DENALI_PI_265
- #define LPDDR4__PI_MR13_DATA_3__FLD LPDDR4__DENALI_PI_265__PI_MR13_DATA_3
- #define LPDDR4__DENALI_PI_265__PI_MR15_DATA_3_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_265__PI_MR15_DATA_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_265__PI_MR15_DATA_3_WIDTH 8U
- #define LPDDR4__PI_MR15_DATA_3__REG DENALI_PI_265
- #define LPDDR4__PI_MR15_DATA_3__FLD LPDDR4__DENALI_PI_265__PI_MR15_DATA_3
- #define LPDDR4__DENALI_PI_265__PI_MR16_DATA_3_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_265__PI_MR16_DATA_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_265__PI_MR16_DATA_3_WIDTH 8U
- #define LPDDR4__PI_MR16_DATA_3__REG DENALI_PI_265
- #define LPDDR4__PI_MR16_DATA_3__FLD LPDDR4__DENALI_PI_265__PI_MR16_DATA_3
- #define LPDDR4__DENALI_PI_265__PI_MR17_DATA_3_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_265__PI_MR17_DATA_3_SHIFT 24U
- #define LPDDR4__DENALI_PI_265__PI_MR17_DATA_3_WIDTH 8U
- #define LPDDR4__PI_MR17_DATA_3__REG DENALI_PI_265
- #define LPDDR4__PI_MR17_DATA_3__FLD LPDDR4__DENALI_PI_265__PI_MR17_DATA_3
- #define LPDDR4__DENALI_PI_266_READ_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_266_WRITE_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_266__PI_MR20_DATA_3_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_266__PI_MR20_DATA_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_266__PI_MR20_DATA_3_WIDTH 8U
- #define LPDDR4__PI_MR20_DATA_3__REG DENALI_PI_266
- #define LPDDR4__PI_MR20_DATA_3__FLD LPDDR4__DENALI_PI_266__PI_MR20_DATA_3
- #define LPDDR4__DENALI_PI_266__PI_MR32_DATA_3_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_266__PI_MR32_DATA_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_266__PI_MR32_DATA_3_WIDTH 8U
- #define LPDDR4__PI_MR32_DATA_3__REG DENALI_PI_266
- #define LPDDR4__PI_MR32_DATA_3__FLD LPDDR4__DENALI_PI_266__PI_MR32_DATA_3
- #define LPDDR4__DENALI_PI_266__PI_MR40_DATA_3_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_266__PI_MR40_DATA_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_266__PI_MR40_DATA_3_WIDTH 8U
- #define LPDDR4__PI_MR40_DATA_3__REG DENALI_PI_266
- #define LPDDR4__PI_MR40_DATA_3__FLD LPDDR4__DENALI_PI_266__PI_MR40_DATA_3
- #define LPDDR4__DENALI_PI_266__PI_CKE_MUX_0_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_266__PI_CKE_MUX_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_266__PI_CKE_MUX_0_WIDTH 4U
- #define LPDDR4__PI_CKE_MUX_0__REG DENALI_PI_266
- #define LPDDR4__PI_CKE_MUX_0__FLD LPDDR4__DENALI_PI_266__PI_CKE_MUX_0
- #define LPDDR4__DENALI_PI_267_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_267_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_267__PI_CKE_MUX_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_267__PI_CKE_MUX_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_267__PI_CKE_MUX_1_WIDTH 4U
- #define LPDDR4__PI_CKE_MUX_1__REG DENALI_PI_267
- #define LPDDR4__PI_CKE_MUX_1__FLD LPDDR4__DENALI_PI_267__PI_CKE_MUX_1
- #define LPDDR4__DENALI_PI_267__PI_CKE_MUX_2_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_267__PI_CKE_MUX_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_267__PI_CKE_MUX_2_WIDTH 4U
- #define LPDDR4__PI_CKE_MUX_2__REG DENALI_PI_267
- #define LPDDR4__PI_CKE_MUX_2__FLD LPDDR4__DENALI_PI_267__PI_CKE_MUX_2
- #define LPDDR4__DENALI_PI_267__PI_CKE_MUX_3_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_267__PI_CKE_MUX_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_267__PI_CKE_MUX_3_WIDTH 4U
- #define LPDDR4__PI_CKE_MUX_3__REG DENALI_PI_267
- #define LPDDR4__PI_CKE_MUX_3__FLD LPDDR4__DENALI_PI_267__PI_CKE_MUX_3
- #define LPDDR4__DENALI_PI_267__PI_CS_MUX_0_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_267__PI_CS_MUX_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_267__PI_CS_MUX_0_WIDTH 4U
- #define LPDDR4__PI_CS_MUX_0__REG DENALI_PI_267
- #define LPDDR4__PI_CS_MUX_0__FLD LPDDR4__DENALI_PI_267__PI_CS_MUX_0
- #define LPDDR4__DENALI_PI_268_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_268_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_268__PI_CS_MUX_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_268__PI_CS_MUX_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_268__PI_CS_MUX_1_WIDTH 4U
- #define LPDDR4__PI_CS_MUX_1__REG DENALI_PI_268
- #define LPDDR4__PI_CS_MUX_1__FLD LPDDR4__DENALI_PI_268__PI_CS_MUX_1
- #define LPDDR4__DENALI_PI_268__PI_CS_MUX_2_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_268__PI_CS_MUX_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_268__PI_CS_MUX_2_WIDTH 4U
- #define LPDDR4__PI_CS_MUX_2__REG DENALI_PI_268
- #define LPDDR4__PI_CS_MUX_2__FLD LPDDR4__DENALI_PI_268__PI_CS_MUX_2
- #define LPDDR4__DENALI_PI_268__PI_CS_MUX_3_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_268__PI_CS_MUX_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_268__PI_CS_MUX_3_WIDTH 4U
- #define LPDDR4__PI_CS_MUX_3__REG DENALI_PI_268
- #define LPDDR4__PI_CS_MUX_3__FLD LPDDR4__DENALI_PI_268__PI_CS_MUX_3
- #define LPDDR4__DENALI_PI_268__PI_RESET_N_MUX_0_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_268__PI_RESET_N_MUX_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_268__PI_RESET_N_MUX_0_WIDTH 4U
- #define LPDDR4__PI_RESET_N_MUX_0__REG DENALI_PI_268
- #define LPDDR4__PI_RESET_N_MUX_0__FLD LPDDR4__DENALI_PI_268__PI_RESET_N_MUX_0
- #define LPDDR4__DENALI_PI_269_READ_MASK 0xFF0F0F0FU
- #define LPDDR4__DENALI_PI_269_WRITE_MASK 0xFF0F0F0FU
- #define LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_1_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_1_WIDTH 4U
- #define LPDDR4__PI_RESET_N_MUX_1__REG DENALI_PI_269
- #define LPDDR4__PI_RESET_N_MUX_1__FLD LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_1
- #define LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_2_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_2_WIDTH 4U
- #define LPDDR4__PI_RESET_N_MUX_2__REG DENALI_PI_269
- #define LPDDR4__PI_RESET_N_MUX_2__FLD LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_2
- #define LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_3_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_3_WIDTH 4U
- #define LPDDR4__PI_RESET_N_MUX_3__REG DENALI_PI_269
- #define LPDDR4__PI_RESET_N_MUX_3__FLD LPDDR4__DENALI_PI_269__PI_RESET_N_MUX_3
- #define LPDDR4__DENALI_PI_269__PI_MRSINGLE_DATA_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_269__PI_MRSINGLE_DATA_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_269__PI_MRSINGLE_DATA_0_WIDTH 8U
- #define LPDDR4__PI_MRSINGLE_DATA_0__REG DENALI_PI_269
- #define LPDDR4__PI_MRSINGLE_DATA_0__FLD LPDDR4__DENALI_PI_269__PI_MRSINGLE_DATA_0
- #define LPDDR4__DENALI_PI_270_READ_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_270_WRITE_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_1_WIDTH 8U
- #define LPDDR4__PI_MRSINGLE_DATA_1__REG DENALI_PI_270
- #define LPDDR4__PI_MRSINGLE_DATA_1__FLD LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_1
- #define LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_2_WIDTH 8U
- #define LPDDR4__PI_MRSINGLE_DATA_2__REG DENALI_PI_270
- #define LPDDR4__PI_MRSINGLE_DATA_2__FLD LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_2
- #define LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_3_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_3_WIDTH 8U
- #define LPDDR4__PI_MRSINGLE_DATA_3__REG DENALI_PI_270
- #define LPDDR4__PI_MRSINGLE_DATA_3__FLD LPDDR4__DENALI_PI_270__PI_MRSINGLE_DATA_3
- #define LPDDR4__DENALI_PI_270__PI_ZQ_CAL_START_MAP_0_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_270__PI_ZQ_CAL_START_MAP_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_270__PI_ZQ_CAL_START_MAP_0_WIDTH 4U
- #define LPDDR4__PI_ZQ_CAL_START_MAP_0__REG DENALI_PI_270
- #define LPDDR4__PI_ZQ_CAL_START_MAP_0__FLD LPDDR4__DENALI_PI_270__PI_ZQ_CAL_START_MAP_0
- #define LPDDR4__DENALI_PI_271_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_271_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_LATCH_MAP_0_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_LATCH_MAP_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_LATCH_MAP_0_WIDTH 4U
- #define LPDDR4__PI_ZQ_CAL_LATCH_MAP_0__REG DENALI_PI_271
- #define LPDDR4__PI_ZQ_CAL_LATCH_MAP_0__FLD LPDDR4__DENALI_PI_271__PI_ZQ_CAL_LATCH_MAP_0
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_START_MAP_1_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_START_MAP_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_START_MAP_1_WIDTH 4U
- #define LPDDR4__PI_ZQ_CAL_START_MAP_1__REG DENALI_PI_271
- #define LPDDR4__PI_ZQ_CAL_START_MAP_1__FLD LPDDR4__DENALI_PI_271__PI_ZQ_CAL_START_MAP_1
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_LATCH_MAP_1_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_LATCH_MAP_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_LATCH_MAP_1_WIDTH 4U
- #define LPDDR4__PI_ZQ_CAL_LATCH_MAP_1__REG DENALI_PI_271
- #define LPDDR4__PI_ZQ_CAL_LATCH_MAP_1__FLD LPDDR4__DENALI_PI_271__PI_ZQ_CAL_LATCH_MAP_1
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_START_MAP_2_MASK 0x0F000000U
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_START_MAP_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_271__PI_ZQ_CAL_START_MAP_2_WIDTH 4U
- #define LPDDR4__PI_ZQ_CAL_START_MAP_2__REG DENALI_PI_271
- #define LPDDR4__PI_ZQ_CAL_START_MAP_2__FLD LPDDR4__DENALI_PI_271__PI_ZQ_CAL_START_MAP_2
- #define LPDDR4__DENALI_PI_272_READ_MASK 0x000F0F0FU
- #define LPDDR4__DENALI_PI_272_WRITE_MASK 0x000F0F0FU
- #define LPDDR4__DENALI_PI_272__PI_ZQ_CAL_LATCH_MAP_2_MASK 0x0000000FU
- #define LPDDR4__DENALI_PI_272__PI_ZQ_CAL_LATCH_MAP_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_272__PI_ZQ_CAL_LATCH_MAP_2_WIDTH 4U
- #define LPDDR4__PI_ZQ_CAL_LATCH_MAP_2__REG DENALI_PI_272
- #define LPDDR4__PI_ZQ_CAL_LATCH_MAP_2__FLD LPDDR4__DENALI_PI_272__PI_ZQ_CAL_LATCH_MAP_2
- #define LPDDR4__DENALI_PI_272__PI_ZQ_CAL_START_MAP_3_MASK 0x00000F00U
- #define LPDDR4__DENALI_PI_272__PI_ZQ_CAL_START_MAP_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_272__PI_ZQ_CAL_START_MAP_3_WIDTH 4U
- #define LPDDR4__PI_ZQ_CAL_START_MAP_3__REG DENALI_PI_272
- #define LPDDR4__PI_ZQ_CAL_START_MAP_3__FLD LPDDR4__DENALI_PI_272__PI_ZQ_CAL_START_MAP_3
- #define LPDDR4__DENALI_PI_272__PI_ZQ_CAL_LATCH_MAP_3_MASK 0x000F0000U
- #define LPDDR4__DENALI_PI_272__PI_ZQ_CAL_LATCH_MAP_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_272__PI_ZQ_CAL_LATCH_MAP_3_WIDTH 4U
- #define LPDDR4__PI_ZQ_CAL_LATCH_MAP_3__REG DENALI_PI_272
- #define LPDDR4__PI_ZQ_CAL_LATCH_MAP_3__FLD LPDDR4__DENALI_PI_272__PI_ZQ_CAL_LATCH_MAP_3
- #define LPDDR4__DENALI_PI_273_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_273_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_273__PI_DQS_OSC_BASE_VALUE_0_0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_273__PI_DQS_OSC_BASE_VALUE_0_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_273__PI_DQS_OSC_BASE_VALUE_0_0_WIDTH 16U
- #define LPDDR4__PI_DQS_OSC_BASE_VALUE_0_0__REG DENALI_PI_273
- #define LPDDR4__PI_DQS_OSC_BASE_VALUE_0_0__FLD LPDDR4__DENALI_PI_273__PI_DQS_OSC_BASE_VALUE_0_0
- #define LPDDR4__DENALI_PI_273__PI_DQS_OSC_BASE_VALUE_1_0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_PI_273__PI_DQS_OSC_BASE_VALUE_1_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_273__PI_DQS_OSC_BASE_VALUE_1_0_WIDTH 16U
- #define LPDDR4__PI_DQS_OSC_BASE_VALUE_1_0__REG DENALI_PI_273
- #define LPDDR4__PI_DQS_OSC_BASE_VALUE_1_0__FLD LPDDR4__DENALI_PI_273__PI_DQS_OSC_BASE_VALUE_1_0
- #define LPDDR4__DENALI_PI_274_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_274_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_274__PI_DQS_OSC_BASE_VALUE_0_1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_PI_274__PI_DQS_OSC_BASE_VALUE_0_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_274__PI_DQS_OSC_BASE_VALUE_0_1_WIDTH 16U
- #define LPDDR4__PI_DQS_OSC_BASE_VALUE_0_1__REG DENALI_PI_274
- #define LPDDR4__PI_DQS_OSC_BASE_VALUE_0_1__FLD LPDDR4__DENALI_PI_274__PI_DQS_OSC_BASE_VALUE_0_1
- #define LPDDR4__DENALI_PI_274__PI_DQS_OSC_BASE_VALUE_1_1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_PI_274__PI_DQS_OSC_BASE_VALUE_1_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_274__PI_DQS_OSC_BASE_VALUE_1_1_WIDTH 16U
- #define LPDDR4__PI_DQS_OSC_BASE_VALUE_1_1__REG DENALI_PI_274
- #define LPDDR4__PI_DQS_OSC_BASE_VALUE_1_1__FLD LPDDR4__DENALI_PI_274__PI_DQS_OSC_BASE_VALUE_1_1
- #define LPDDR4__DENALI_PI_275_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_275_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_275__PI_MR1_DATA_F0_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_275__PI_MR1_DATA_F0_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_275__PI_MR1_DATA_F0_0_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F0_0__REG DENALI_PI_275
- #define LPDDR4__PI_MR1_DATA_F0_0__FLD LPDDR4__DENALI_PI_275__PI_MR1_DATA_F0_0
- #define LPDDR4__DENALI_PI_275__PI_MR2_DATA_F0_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_275__PI_MR2_DATA_F0_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_275__PI_MR2_DATA_F0_0_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F0_0__REG DENALI_PI_275
- #define LPDDR4__PI_MR2_DATA_F0_0__FLD LPDDR4__DENALI_PI_275__PI_MR2_DATA_F0_0
- #define LPDDR4__DENALI_PI_275__PI_MR3_DATA_F0_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_275__PI_MR3_DATA_F0_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_275__PI_MR3_DATA_F0_0_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F0_0__REG DENALI_PI_275
- #define LPDDR4__PI_MR3_DATA_F0_0__FLD LPDDR4__DENALI_PI_275__PI_MR3_DATA_F0_0
- #define LPDDR4__DENALI_PI_275__PI_MR11_DATA_F0_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_275__PI_MR11_DATA_F0_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_275__PI_MR11_DATA_F0_0_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F0_0__REG DENALI_PI_275
- #define LPDDR4__PI_MR11_DATA_F0_0__FLD LPDDR4__DENALI_PI_275__PI_MR11_DATA_F0_0
- #define LPDDR4__DENALI_PI_276_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_276_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_276__PI_MR12_DATA_F0_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_276__PI_MR12_DATA_F0_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_276__PI_MR12_DATA_F0_0_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F0_0__REG DENALI_PI_276
- #define LPDDR4__PI_MR12_DATA_F0_0__FLD LPDDR4__DENALI_PI_276__PI_MR12_DATA_F0_0
- #define LPDDR4__DENALI_PI_276__PI_MR14_DATA_F0_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_276__PI_MR14_DATA_F0_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_276__PI_MR14_DATA_F0_0_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F0_0__REG DENALI_PI_276
- #define LPDDR4__PI_MR14_DATA_F0_0__FLD LPDDR4__DENALI_PI_276__PI_MR14_DATA_F0_0
- #define LPDDR4__DENALI_PI_276__PI_MR22_DATA_F0_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_276__PI_MR22_DATA_F0_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_276__PI_MR22_DATA_F0_0_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F0_0__REG DENALI_PI_276
- #define LPDDR4__PI_MR22_DATA_F0_0__FLD LPDDR4__DENALI_PI_276__PI_MR22_DATA_F0_0
- #define LPDDR4__DENALI_PI_276__PI_MR23_DATA_F0_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_276__PI_MR23_DATA_F0_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_276__PI_MR23_DATA_F0_0_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F0_0__REG DENALI_PI_276
- #define LPDDR4__PI_MR23_DATA_F0_0__FLD LPDDR4__DENALI_PI_276__PI_MR23_DATA_F0_0
- #define LPDDR4__DENALI_PI_277_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_277_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_277__PI_MR1_DATA_F1_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_277__PI_MR1_DATA_F1_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_277__PI_MR1_DATA_F1_0_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F1_0__REG DENALI_PI_277
- #define LPDDR4__PI_MR1_DATA_F1_0__FLD LPDDR4__DENALI_PI_277__PI_MR1_DATA_F1_0
- #define LPDDR4__DENALI_PI_277__PI_MR2_DATA_F1_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_277__PI_MR2_DATA_F1_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_277__PI_MR2_DATA_F1_0_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F1_0__REG DENALI_PI_277
- #define LPDDR4__PI_MR2_DATA_F1_0__FLD LPDDR4__DENALI_PI_277__PI_MR2_DATA_F1_0
- #define LPDDR4__DENALI_PI_277__PI_MR3_DATA_F1_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_277__PI_MR3_DATA_F1_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_277__PI_MR3_DATA_F1_0_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F1_0__REG DENALI_PI_277
- #define LPDDR4__PI_MR3_DATA_F1_0__FLD LPDDR4__DENALI_PI_277__PI_MR3_DATA_F1_0
- #define LPDDR4__DENALI_PI_277__PI_MR11_DATA_F1_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_277__PI_MR11_DATA_F1_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_277__PI_MR11_DATA_F1_0_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F1_0__REG DENALI_PI_277
- #define LPDDR4__PI_MR11_DATA_F1_0__FLD LPDDR4__DENALI_PI_277__PI_MR11_DATA_F1_0
- #define LPDDR4__DENALI_PI_278_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_278_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_278__PI_MR12_DATA_F1_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_278__PI_MR12_DATA_F1_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_278__PI_MR12_DATA_F1_0_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F1_0__REG DENALI_PI_278
- #define LPDDR4__PI_MR12_DATA_F1_0__FLD LPDDR4__DENALI_PI_278__PI_MR12_DATA_F1_0
- #define LPDDR4__DENALI_PI_278__PI_MR14_DATA_F1_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_278__PI_MR14_DATA_F1_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_278__PI_MR14_DATA_F1_0_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F1_0__REG DENALI_PI_278
- #define LPDDR4__PI_MR14_DATA_F1_0__FLD LPDDR4__DENALI_PI_278__PI_MR14_DATA_F1_0
- #define LPDDR4__DENALI_PI_278__PI_MR22_DATA_F1_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_278__PI_MR22_DATA_F1_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_278__PI_MR22_DATA_F1_0_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F1_0__REG DENALI_PI_278
- #define LPDDR4__PI_MR22_DATA_F1_0__FLD LPDDR4__DENALI_PI_278__PI_MR22_DATA_F1_0
- #define LPDDR4__DENALI_PI_278__PI_MR23_DATA_F1_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_278__PI_MR23_DATA_F1_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_278__PI_MR23_DATA_F1_0_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F1_0__REG DENALI_PI_278
- #define LPDDR4__PI_MR23_DATA_F1_0__FLD LPDDR4__DENALI_PI_278__PI_MR23_DATA_F1_0
- #define LPDDR4__DENALI_PI_279_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_279_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_279__PI_MR1_DATA_F2_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_279__PI_MR1_DATA_F2_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_279__PI_MR1_DATA_F2_0_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F2_0__REG DENALI_PI_279
- #define LPDDR4__PI_MR1_DATA_F2_0__FLD LPDDR4__DENALI_PI_279__PI_MR1_DATA_F2_0
- #define LPDDR4__DENALI_PI_279__PI_MR2_DATA_F2_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_279__PI_MR2_DATA_F2_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_279__PI_MR2_DATA_F2_0_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F2_0__REG DENALI_PI_279
- #define LPDDR4__PI_MR2_DATA_F2_0__FLD LPDDR4__DENALI_PI_279__PI_MR2_DATA_F2_0
- #define LPDDR4__DENALI_PI_279__PI_MR3_DATA_F2_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_279__PI_MR3_DATA_F2_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_279__PI_MR3_DATA_F2_0_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F2_0__REG DENALI_PI_279
- #define LPDDR4__PI_MR3_DATA_F2_0__FLD LPDDR4__DENALI_PI_279__PI_MR3_DATA_F2_0
- #define LPDDR4__DENALI_PI_279__PI_MR11_DATA_F2_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_279__PI_MR11_DATA_F2_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_279__PI_MR11_DATA_F2_0_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F2_0__REG DENALI_PI_279
- #define LPDDR4__PI_MR11_DATA_F2_0__FLD LPDDR4__DENALI_PI_279__PI_MR11_DATA_F2_0
- #define LPDDR4__DENALI_PI_280_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_280_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_280__PI_MR12_DATA_F2_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_280__PI_MR12_DATA_F2_0_SHIFT 0U
- #define LPDDR4__DENALI_PI_280__PI_MR12_DATA_F2_0_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F2_0__REG DENALI_PI_280
- #define LPDDR4__PI_MR12_DATA_F2_0__FLD LPDDR4__DENALI_PI_280__PI_MR12_DATA_F2_0
- #define LPDDR4__DENALI_PI_280__PI_MR14_DATA_F2_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_280__PI_MR14_DATA_F2_0_SHIFT 8U
- #define LPDDR4__DENALI_PI_280__PI_MR14_DATA_F2_0_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F2_0__REG DENALI_PI_280
- #define LPDDR4__PI_MR14_DATA_F2_0__FLD LPDDR4__DENALI_PI_280__PI_MR14_DATA_F2_0
- #define LPDDR4__DENALI_PI_280__PI_MR22_DATA_F2_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_280__PI_MR22_DATA_F2_0_SHIFT 16U
- #define LPDDR4__DENALI_PI_280__PI_MR22_DATA_F2_0_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F2_0__REG DENALI_PI_280
- #define LPDDR4__PI_MR22_DATA_F2_0__FLD LPDDR4__DENALI_PI_280__PI_MR22_DATA_F2_0
- #define LPDDR4__DENALI_PI_280__PI_MR23_DATA_F2_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_280__PI_MR23_DATA_F2_0_SHIFT 24U
- #define LPDDR4__DENALI_PI_280__PI_MR23_DATA_F2_0_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F2_0__REG DENALI_PI_280
- #define LPDDR4__PI_MR23_DATA_F2_0__FLD LPDDR4__DENALI_PI_280__PI_MR23_DATA_F2_0
- #define LPDDR4__DENALI_PI_281_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_281_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_281__PI_MR1_DATA_F0_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_281__PI_MR1_DATA_F0_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_281__PI_MR1_DATA_F0_1_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F0_1__REG DENALI_PI_281
- #define LPDDR4__PI_MR1_DATA_F0_1__FLD LPDDR4__DENALI_PI_281__PI_MR1_DATA_F0_1
- #define LPDDR4__DENALI_PI_281__PI_MR2_DATA_F0_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_281__PI_MR2_DATA_F0_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_281__PI_MR2_DATA_F0_1_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F0_1__REG DENALI_PI_281
- #define LPDDR4__PI_MR2_DATA_F0_1__FLD LPDDR4__DENALI_PI_281__PI_MR2_DATA_F0_1
- #define LPDDR4__DENALI_PI_281__PI_MR3_DATA_F0_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_281__PI_MR3_DATA_F0_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_281__PI_MR3_DATA_F0_1_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F0_1__REG DENALI_PI_281
- #define LPDDR4__PI_MR3_DATA_F0_1__FLD LPDDR4__DENALI_PI_281__PI_MR3_DATA_F0_1
- #define LPDDR4__DENALI_PI_281__PI_MR11_DATA_F0_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_281__PI_MR11_DATA_F0_1_SHIFT 24U
- #define LPDDR4__DENALI_PI_281__PI_MR11_DATA_F0_1_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F0_1__REG DENALI_PI_281
- #define LPDDR4__PI_MR11_DATA_F0_1__FLD LPDDR4__DENALI_PI_281__PI_MR11_DATA_F0_1
- #define LPDDR4__DENALI_PI_282_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_282_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_282__PI_MR12_DATA_F0_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_282__PI_MR12_DATA_F0_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_282__PI_MR12_DATA_F0_1_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F0_1__REG DENALI_PI_282
- #define LPDDR4__PI_MR12_DATA_F0_1__FLD LPDDR4__DENALI_PI_282__PI_MR12_DATA_F0_1
- #define LPDDR4__DENALI_PI_282__PI_MR14_DATA_F0_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_282__PI_MR14_DATA_F0_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_282__PI_MR14_DATA_F0_1_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F0_1__REG DENALI_PI_282
- #define LPDDR4__PI_MR14_DATA_F0_1__FLD LPDDR4__DENALI_PI_282__PI_MR14_DATA_F0_1
- #define LPDDR4__DENALI_PI_282__PI_MR22_DATA_F0_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_282__PI_MR22_DATA_F0_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_282__PI_MR22_DATA_F0_1_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F0_1__REG DENALI_PI_282
- #define LPDDR4__PI_MR22_DATA_F0_1__FLD LPDDR4__DENALI_PI_282__PI_MR22_DATA_F0_1
- #define LPDDR4__DENALI_PI_282__PI_MR23_DATA_F0_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_282__PI_MR23_DATA_F0_1_SHIFT 24U
- #define LPDDR4__DENALI_PI_282__PI_MR23_DATA_F0_1_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F0_1__REG DENALI_PI_282
- #define LPDDR4__PI_MR23_DATA_F0_1__FLD LPDDR4__DENALI_PI_282__PI_MR23_DATA_F0_1
- #define LPDDR4__DENALI_PI_283_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_283_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_283__PI_MR1_DATA_F1_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_283__PI_MR1_DATA_F1_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_283__PI_MR1_DATA_F1_1_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F1_1__REG DENALI_PI_283
- #define LPDDR4__PI_MR1_DATA_F1_1__FLD LPDDR4__DENALI_PI_283__PI_MR1_DATA_F1_1
- #define LPDDR4__DENALI_PI_283__PI_MR2_DATA_F1_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_283__PI_MR2_DATA_F1_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_283__PI_MR2_DATA_F1_1_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F1_1__REG DENALI_PI_283
- #define LPDDR4__PI_MR2_DATA_F1_1__FLD LPDDR4__DENALI_PI_283__PI_MR2_DATA_F1_1
- #define LPDDR4__DENALI_PI_283__PI_MR3_DATA_F1_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_283__PI_MR3_DATA_F1_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_283__PI_MR3_DATA_F1_1_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F1_1__REG DENALI_PI_283
- #define LPDDR4__PI_MR3_DATA_F1_1__FLD LPDDR4__DENALI_PI_283__PI_MR3_DATA_F1_1
- #define LPDDR4__DENALI_PI_283__PI_MR11_DATA_F1_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_283__PI_MR11_DATA_F1_1_SHIFT 24U
- #define LPDDR4__DENALI_PI_283__PI_MR11_DATA_F1_1_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F1_1__REG DENALI_PI_283
- #define LPDDR4__PI_MR11_DATA_F1_1__FLD LPDDR4__DENALI_PI_283__PI_MR11_DATA_F1_1
- #define LPDDR4__DENALI_PI_284_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_284_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_284__PI_MR12_DATA_F1_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_284__PI_MR12_DATA_F1_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_284__PI_MR12_DATA_F1_1_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F1_1__REG DENALI_PI_284
- #define LPDDR4__PI_MR12_DATA_F1_1__FLD LPDDR4__DENALI_PI_284__PI_MR12_DATA_F1_1
- #define LPDDR4__DENALI_PI_284__PI_MR14_DATA_F1_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_284__PI_MR14_DATA_F1_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_284__PI_MR14_DATA_F1_1_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F1_1__REG DENALI_PI_284
- #define LPDDR4__PI_MR14_DATA_F1_1__FLD LPDDR4__DENALI_PI_284__PI_MR14_DATA_F1_1
- #define LPDDR4__DENALI_PI_284__PI_MR22_DATA_F1_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_284__PI_MR22_DATA_F1_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_284__PI_MR22_DATA_F1_1_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F1_1__REG DENALI_PI_284
- #define LPDDR4__PI_MR22_DATA_F1_1__FLD LPDDR4__DENALI_PI_284__PI_MR22_DATA_F1_1
- #define LPDDR4__DENALI_PI_284__PI_MR23_DATA_F1_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_284__PI_MR23_DATA_F1_1_SHIFT 24U
- #define LPDDR4__DENALI_PI_284__PI_MR23_DATA_F1_1_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F1_1__REG DENALI_PI_284
- #define LPDDR4__PI_MR23_DATA_F1_1__FLD LPDDR4__DENALI_PI_284__PI_MR23_DATA_F1_1
- #define LPDDR4__DENALI_PI_285_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_285_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_285__PI_MR1_DATA_F2_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_285__PI_MR1_DATA_F2_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_285__PI_MR1_DATA_F2_1_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F2_1__REG DENALI_PI_285
- #define LPDDR4__PI_MR1_DATA_F2_1__FLD LPDDR4__DENALI_PI_285__PI_MR1_DATA_F2_1
- #define LPDDR4__DENALI_PI_285__PI_MR2_DATA_F2_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_285__PI_MR2_DATA_F2_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_285__PI_MR2_DATA_F2_1_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F2_1__REG DENALI_PI_285
- #define LPDDR4__PI_MR2_DATA_F2_1__FLD LPDDR4__DENALI_PI_285__PI_MR2_DATA_F2_1
- #define LPDDR4__DENALI_PI_285__PI_MR3_DATA_F2_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_285__PI_MR3_DATA_F2_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_285__PI_MR3_DATA_F2_1_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F2_1__REG DENALI_PI_285
- #define LPDDR4__PI_MR3_DATA_F2_1__FLD LPDDR4__DENALI_PI_285__PI_MR3_DATA_F2_1
- #define LPDDR4__DENALI_PI_285__PI_MR11_DATA_F2_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_285__PI_MR11_DATA_F2_1_SHIFT 24U
- #define LPDDR4__DENALI_PI_285__PI_MR11_DATA_F2_1_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F2_1__REG DENALI_PI_285
- #define LPDDR4__PI_MR11_DATA_F2_1__FLD LPDDR4__DENALI_PI_285__PI_MR11_DATA_F2_1
- #define LPDDR4__DENALI_PI_286_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_286_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_286__PI_MR12_DATA_F2_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_286__PI_MR12_DATA_F2_1_SHIFT 0U
- #define LPDDR4__DENALI_PI_286__PI_MR12_DATA_F2_1_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F2_1__REG DENALI_PI_286
- #define LPDDR4__PI_MR12_DATA_F2_1__FLD LPDDR4__DENALI_PI_286__PI_MR12_DATA_F2_1
- #define LPDDR4__DENALI_PI_286__PI_MR14_DATA_F2_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_286__PI_MR14_DATA_F2_1_SHIFT 8U
- #define LPDDR4__DENALI_PI_286__PI_MR14_DATA_F2_1_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F2_1__REG DENALI_PI_286
- #define LPDDR4__PI_MR14_DATA_F2_1__FLD LPDDR4__DENALI_PI_286__PI_MR14_DATA_F2_1
- #define LPDDR4__DENALI_PI_286__PI_MR22_DATA_F2_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_286__PI_MR22_DATA_F2_1_SHIFT 16U
- #define LPDDR4__DENALI_PI_286__PI_MR22_DATA_F2_1_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F2_1__REG DENALI_PI_286
- #define LPDDR4__PI_MR22_DATA_F2_1__FLD LPDDR4__DENALI_PI_286__PI_MR22_DATA_F2_1
- #define LPDDR4__DENALI_PI_286__PI_MR23_DATA_F2_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_286__PI_MR23_DATA_F2_1_SHIFT 24U
- #define LPDDR4__DENALI_PI_286__PI_MR23_DATA_F2_1_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F2_1__REG DENALI_PI_286
- #define LPDDR4__PI_MR23_DATA_F2_1__FLD LPDDR4__DENALI_PI_286__PI_MR23_DATA_F2_1
- #define LPDDR4__DENALI_PI_287_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_287_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_287__PI_MR1_DATA_F0_2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_287__PI_MR1_DATA_F0_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_287__PI_MR1_DATA_F0_2_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F0_2__REG DENALI_PI_287
- #define LPDDR4__PI_MR1_DATA_F0_2__FLD LPDDR4__DENALI_PI_287__PI_MR1_DATA_F0_2
- #define LPDDR4__DENALI_PI_287__PI_MR2_DATA_F0_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_287__PI_MR2_DATA_F0_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_287__PI_MR2_DATA_F0_2_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F0_2__REG DENALI_PI_287
- #define LPDDR4__PI_MR2_DATA_F0_2__FLD LPDDR4__DENALI_PI_287__PI_MR2_DATA_F0_2
- #define LPDDR4__DENALI_PI_287__PI_MR3_DATA_F0_2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_287__PI_MR3_DATA_F0_2_SHIFT 16U
- #define LPDDR4__DENALI_PI_287__PI_MR3_DATA_F0_2_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F0_2__REG DENALI_PI_287
- #define LPDDR4__PI_MR3_DATA_F0_2__FLD LPDDR4__DENALI_PI_287__PI_MR3_DATA_F0_2
- #define LPDDR4__DENALI_PI_287__PI_MR11_DATA_F0_2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_287__PI_MR11_DATA_F0_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_287__PI_MR11_DATA_F0_2_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F0_2__REG DENALI_PI_287
- #define LPDDR4__PI_MR11_DATA_F0_2__FLD LPDDR4__DENALI_PI_287__PI_MR11_DATA_F0_2
- #define LPDDR4__DENALI_PI_288_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_288_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_288__PI_MR12_DATA_F0_2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_288__PI_MR12_DATA_F0_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_288__PI_MR12_DATA_F0_2_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F0_2__REG DENALI_PI_288
- #define LPDDR4__PI_MR12_DATA_F0_2__FLD LPDDR4__DENALI_PI_288__PI_MR12_DATA_F0_2
- #define LPDDR4__DENALI_PI_288__PI_MR14_DATA_F0_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_288__PI_MR14_DATA_F0_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_288__PI_MR14_DATA_F0_2_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F0_2__REG DENALI_PI_288
- #define LPDDR4__PI_MR14_DATA_F0_2__FLD LPDDR4__DENALI_PI_288__PI_MR14_DATA_F0_2
- #define LPDDR4__DENALI_PI_288__PI_MR22_DATA_F0_2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_288__PI_MR22_DATA_F0_2_SHIFT 16U
- #define LPDDR4__DENALI_PI_288__PI_MR22_DATA_F0_2_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F0_2__REG DENALI_PI_288
- #define LPDDR4__PI_MR22_DATA_F0_2__FLD LPDDR4__DENALI_PI_288__PI_MR22_DATA_F0_2
- #define LPDDR4__DENALI_PI_288__PI_MR23_DATA_F0_2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_288__PI_MR23_DATA_F0_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_288__PI_MR23_DATA_F0_2_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F0_2__REG DENALI_PI_288
- #define LPDDR4__PI_MR23_DATA_F0_2__FLD LPDDR4__DENALI_PI_288__PI_MR23_DATA_F0_2
- #define LPDDR4__DENALI_PI_289_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_289_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_289__PI_MR1_DATA_F1_2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_289__PI_MR1_DATA_F1_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_289__PI_MR1_DATA_F1_2_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F1_2__REG DENALI_PI_289
- #define LPDDR4__PI_MR1_DATA_F1_2__FLD LPDDR4__DENALI_PI_289__PI_MR1_DATA_F1_2
- #define LPDDR4__DENALI_PI_289__PI_MR2_DATA_F1_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_289__PI_MR2_DATA_F1_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_289__PI_MR2_DATA_F1_2_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F1_2__REG DENALI_PI_289
- #define LPDDR4__PI_MR2_DATA_F1_2__FLD LPDDR4__DENALI_PI_289__PI_MR2_DATA_F1_2
- #define LPDDR4__DENALI_PI_289__PI_MR3_DATA_F1_2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_289__PI_MR3_DATA_F1_2_SHIFT 16U
- #define LPDDR4__DENALI_PI_289__PI_MR3_DATA_F1_2_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F1_2__REG DENALI_PI_289
- #define LPDDR4__PI_MR3_DATA_F1_2__FLD LPDDR4__DENALI_PI_289__PI_MR3_DATA_F1_2
- #define LPDDR4__DENALI_PI_289__PI_MR11_DATA_F1_2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_289__PI_MR11_DATA_F1_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_289__PI_MR11_DATA_F1_2_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F1_2__REG DENALI_PI_289
- #define LPDDR4__PI_MR11_DATA_F1_2__FLD LPDDR4__DENALI_PI_289__PI_MR11_DATA_F1_2
- #define LPDDR4__DENALI_PI_290_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_290_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_290__PI_MR12_DATA_F1_2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_290__PI_MR12_DATA_F1_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_290__PI_MR12_DATA_F1_2_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F1_2__REG DENALI_PI_290
- #define LPDDR4__PI_MR12_DATA_F1_2__FLD LPDDR4__DENALI_PI_290__PI_MR12_DATA_F1_2
- #define LPDDR4__DENALI_PI_290__PI_MR14_DATA_F1_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_290__PI_MR14_DATA_F1_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_290__PI_MR14_DATA_F1_2_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F1_2__REG DENALI_PI_290
- #define LPDDR4__PI_MR14_DATA_F1_2__FLD LPDDR4__DENALI_PI_290__PI_MR14_DATA_F1_2
- #define LPDDR4__DENALI_PI_290__PI_MR22_DATA_F1_2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_290__PI_MR22_DATA_F1_2_SHIFT 16U
- #define LPDDR4__DENALI_PI_290__PI_MR22_DATA_F1_2_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F1_2__REG DENALI_PI_290
- #define LPDDR4__PI_MR22_DATA_F1_2__FLD LPDDR4__DENALI_PI_290__PI_MR22_DATA_F1_2
- #define LPDDR4__DENALI_PI_290__PI_MR23_DATA_F1_2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_290__PI_MR23_DATA_F1_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_290__PI_MR23_DATA_F1_2_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F1_2__REG DENALI_PI_290
- #define LPDDR4__PI_MR23_DATA_F1_2__FLD LPDDR4__DENALI_PI_290__PI_MR23_DATA_F1_2
- #define LPDDR4__DENALI_PI_291_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_291_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_291__PI_MR1_DATA_F2_2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_291__PI_MR1_DATA_F2_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_291__PI_MR1_DATA_F2_2_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F2_2__REG DENALI_PI_291
- #define LPDDR4__PI_MR1_DATA_F2_2__FLD LPDDR4__DENALI_PI_291__PI_MR1_DATA_F2_2
- #define LPDDR4__DENALI_PI_291__PI_MR2_DATA_F2_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_291__PI_MR2_DATA_F2_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_291__PI_MR2_DATA_F2_2_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F2_2__REG DENALI_PI_291
- #define LPDDR4__PI_MR2_DATA_F2_2__FLD LPDDR4__DENALI_PI_291__PI_MR2_DATA_F2_2
- #define LPDDR4__DENALI_PI_291__PI_MR3_DATA_F2_2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_291__PI_MR3_DATA_F2_2_SHIFT 16U
- #define LPDDR4__DENALI_PI_291__PI_MR3_DATA_F2_2_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F2_2__REG DENALI_PI_291
- #define LPDDR4__PI_MR3_DATA_F2_2__FLD LPDDR4__DENALI_PI_291__PI_MR3_DATA_F2_2
- #define LPDDR4__DENALI_PI_291__PI_MR11_DATA_F2_2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_291__PI_MR11_DATA_F2_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_291__PI_MR11_DATA_F2_2_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F2_2__REG DENALI_PI_291
- #define LPDDR4__PI_MR11_DATA_F2_2__FLD LPDDR4__DENALI_PI_291__PI_MR11_DATA_F2_2
- #define LPDDR4__DENALI_PI_292_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_292_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_292__PI_MR12_DATA_F2_2_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_292__PI_MR12_DATA_F2_2_SHIFT 0U
- #define LPDDR4__DENALI_PI_292__PI_MR12_DATA_F2_2_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F2_2__REG DENALI_PI_292
- #define LPDDR4__PI_MR12_DATA_F2_2__FLD LPDDR4__DENALI_PI_292__PI_MR12_DATA_F2_2
- #define LPDDR4__DENALI_PI_292__PI_MR14_DATA_F2_2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_292__PI_MR14_DATA_F2_2_SHIFT 8U
- #define LPDDR4__DENALI_PI_292__PI_MR14_DATA_F2_2_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F2_2__REG DENALI_PI_292
- #define LPDDR4__PI_MR14_DATA_F2_2__FLD LPDDR4__DENALI_PI_292__PI_MR14_DATA_F2_2
- #define LPDDR4__DENALI_PI_292__PI_MR22_DATA_F2_2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_292__PI_MR22_DATA_F2_2_SHIFT 16U
- #define LPDDR4__DENALI_PI_292__PI_MR22_DATA_F2_2_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F2_2__REG DENALI_PI_292
- #define LPDDR4__PI_MR22_DATA_F2_2__FLD LPDDR4__DENALI_PI_292__PI_MR22_DATA_F2_2
- #define LPDDR4__DENALI_PI_292__PI_MR23_DATA_F2_2_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_292__PI_MR23_DATA_F2_2_SHIFT 24U
- #define LPDDR4__DENALI_PI_292__PI_MR23_DATA_F2_2_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F2_2__REG DENALI_PI_292
- #define LPDDR4__PI_MR23_DATA_F2_2__FLD LPDDR4__DENALI_PI_292__PI_MR23_DATA_F2_2
- #define LPDDR4__DENALI_PI_293_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_293_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_293__PI_MR1_DATA_F0_3_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_293__PI_MR1_DATA_F0_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_293__PI_MR1_DATA_F0_3_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F0_3__REG DENALI_PI_293
- #define LPDDR4__PI_MR1_DATA_F0_3__FLD LPDDR4__DENALI_PI_293__PI_MR1_DATA_F0_3
- #define LPDDR4__DENALI_PI_293__PI_MR2_DATA_F0_3_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_293__PI_MR2_DATA_F0_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_293__PI_MR2_DATA_F0_3_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F0_3__REG DENALI_PI_293
- #define LPDDR4__PI_MR2_DATA_F0_3__FLD LPDDR4__DENALI_PI_293__PI_MR2_DATA_F0_3
- #define LPDDR4__DENALI_PI_293__PI_MR3_DATA_F0_3_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_293__PI_MR3_DATA_F0_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_293__PI_MR3_DATA_F0_3_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F0_3__REG DENALI_PI_293
- #define LPDDR4__PI_MR3_DATA_F0_3__FLD LPDDR4__DENALI_PI_293__PI_MR3_DATA_F0_3
- #define LPDDR4__DENALI_PI_293__PI_MR11_DATA_F0_3_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_293__PI_MR11_DATA_F0_3_SHIFT 24U
- #define LPDDR4__DENALI_PI_293__PI_MR11_DATA_F0_3_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F0_3__REG DENALI_PI_293
- #define LPDDR4__PI_MR11_DATA_F0_3__FLD LPDDR4__DENALI_PI_293__PI_MR11_DATA_F0_3
- #define LPDDR4__DENALI_PI_294_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_294_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_294__PI_MR12_DATA_F0_3_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_294__PI_MR12_DATA_F0_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_294__PI_MR12_DATA_F0_3_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F0_3__REG DENALI_PI_294
- #define LPDDR4__PI_MR12_DATA_F0_3__FLD LPDDR4__DENALI_PI_294__PI_MR12_DATA_F0_3
- #define LPDDR4__DENALI_PI_294__PI_MR14_DATA_F0_3_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_294__PI_MR14_DATA_F0_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_294__PI_MR14_DATA_F0_3_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F0_3__REG DENALI_PI_294
- #define LPDDR4__PI_MR14_DATA_F0_3__FLD LPDDR4__DENALI_PI_294__PI_MR14_DATA_F0_3
- #define LPDDR4__DENALI_PI_294__PI_MR22_DATA_F0_3_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_294__PI_MR22_DATA_F0_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_294__PI_MR22_DATA_F0_3_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F0_3__REG DENALI_PI_294
- #define LPDDR4__PI_MR22_DATA_F0_3__FLD LPDDR4__DENALI_PI_294__PI_MR22_DATA_F0_3
- #define LPDDR4__DENALI_PI_294__PI_MR23_DATA_F0_3_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_294__PI_MR23_DATA_F0_3_SHIFT 24U
- #define LPDDR4__DENALI_PI_294__PI_MR23_DATA_F0_3_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F0_3__REG DENALI_PI_294
- #define LPDDR4__PI_MR23_DATA_F0_3__FLD LPDDR4__DENALI_PI_294__PI_MR23_DATA_F0_3
- #define LPDDR4__DENALI_PI_295_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_295_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_295__PI_MR1_DATA_F1_3_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_295__PI_MR1_DATA_F1_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_295__PI_MR1_DATA_F1_3_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F1_3__REG DENALI_PI_295
- #define LPDDR4__PI_MR1_DATA_F1_3__FLD LPDDR4__DENALI_PI_295__PI_MR1_DATA_F1_3
- #define LPDDR4__DENALI_PI_295__PI_MR2_DATA_F1_3_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_295__PI_MR2_DATA_F1_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_295__PI_MR2_DATA_F1_3_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F1_3__REG DENALI_PI_295
- #define LPDDR4__PI_MR2_DATA_F1_3__FLD LPDDR4__DENALI_PI_295__PI_MR2_DATA_F1_3
- #define LPDDR4__DENALI_PI_295__PI_MR3_DATA_F1_3_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_295__PI_MR3_DATA_F1_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_295__PI_MR3_DATA_F1_3_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F1_3__REG DENALI_PI_295
- #define LPDDR4__PI_MR3_DATA_F1_3__FLD LPDDR4__DENALI_PI_295__PI_MR3_DATA_F1_3
- #define LPDDR4__DENALI_PI_295__PI_MR11_DATA_F1_3_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_295__PI_MR11_DATA_F1_3_SHIFT 24U
- #define LPDDR4__DENALI_PI_295__PI_MR11_DATA_F1_3_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F1_3__REG DENALI_PI_295
- #define LPDDR4__PI_MR11_DATA_F1_3__FLD LPDDR4__DENALI_PI_295__PI_MR11_DATA_F1_3
- #define LPDDR4__DENALI_PI_296_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_296_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_296__PI_MR12_DATA_F1_3_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_296__PI_MR12_DATA_F1_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_296__PI_MR12_DATA_F1_3_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F1_3__REG DENALI_PI_296
- #define LPDDR4__PI_MR12_DATA_F1_3__FLD LPDDR4__DENALI_PI_296__PI_MR12_DATA_F1_3
- #define LPDDR4__DENALI_PI_296__PI_MR14_DATA_F1_3_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_296__PI_MR14_DATA_F1_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_296__PI_MR14_DATA_F1_3_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F1_3__REG DENALI_PI_296
- #define LPDDR4__PI_MR14_DATA_F1_3__FLD LPDDR4__DENALI_PI_296__PI_MR14_DATA_F1_3
- #define LPDDR4__DENALI_PI_296__PI_MR22_DATA_F1_3_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_296__PI_MR22_DATA_F1_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_296__PI_MR22_DATA_F1_3_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F1_3__REG DENALI_PI_296
- #define LPDDR4__PI_MR22_DATA_F1_3__FLD LPDDR4__DENALI_PI_296__PI_MR22_DATA_F1_3
- #define LPDDR4__DENALI_PI_296__PI_MR23_DATA_F1_3_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_296__PI_MR23_DATA_F1_3_SHIFT 24U
- #define LPDDR4__DENALI_PI_296__PI_MR23_DATA_F1_3_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F1_3__REG DENALI_PI_296
- #define LPDDR4__PI_MR23_DATA_F1_3__FLD LPDDR4__DENALI_PI_296__PI_MR23_DATA_F1_3
- #define LPDDR4__DENALI_PI_297_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_297_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_297__PI_MR1_DATA_F2_3_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_297__PI_MR1_DATA_F2_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_297__PI_MR1_DATA_F2_3_WIDTH 8U
- #define LPDDR4__PI_MR1_DATA_F2_3__REG DENALI_PI_297
- #define LPDDR4__PI_MR1_DATA_F2_3__FLD LPDDR4__DENALI_PI_297__PI_MR1_DATA_F2_3
- #define LPDDR4__DENALI_PI_297__PI_MR2_DATA_F2_3_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_297__PI_MR2_DATA_F2_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_297__PI_MR2_DATA_F2_3_WIDTH 8U
- #define LPDDR4__PI_MR2_DATA_F2_3__REG DENALI_PI_297
- #define LPDDR4__PI_MR2_DATA_F2_3__FLD LPDDR4__DENALI_PI_297__PI_MR2_DATA_F2_3
- #define LPDDR4__DENALI_PI_297__PI_MR3_DATA_F2_3_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_297__PI_MR3_DATA_F2_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_297__PI_MR3_DATA_F2_3_WIDTH 8U
- #define LPDDR4__PI_MR3_DATA_F2_3__REG DENALI_PI_297
- #define LPDDR4__PI_MR3_DATA_F2_3__FLD LPDDR4__DENALI_PI_297__PI_MR3_DATA_F2_3
- #define LPDDR4__DENALI_PI_297__PI_MR11_DATA_F2_3_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_297__PI_MR11_DATA_F2_3_SHIFT 24U
- #define LPDDR4__DENALI_PI_297__PI_MR11_DATA_F2_3_WIDTH 8U
- #define LPDDR4__PI_MR11_DATA_F2_3__REG DENALI_PI_297
- #define LPDDR4__PI_MR11_DATA_F2_3__FLD LPDDR4__DENALI_PI_297__PI_MR11_DATA_F2_3
- #define LPDDR4__DENALI_PI_298_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_298_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_PI_298__PI_MR12_DATA_F2_3_MASK 0x000000FFU
- #define LPDDR4__DENALI_PI_298__PI_MR12_DATA_F2_3_SHIFT 0U
- #define LPDDR4__DENALI_PI_298__PI_MR12_DATA_F2_3_WIDTH 8U
- #define LPDDR4__PI_MR12_DATA_F2_3__REG DENALI_PI_298
- #define LPDDR4__PI_MR12_DATA_F2_3__FLD LPDDR4__DENALI_PI_298__PI_MR12_DATA_F2_3
- #define LPDDR4__DENALI_PI_298__PI_MR14_DATA_F2_3_MASK 0x0000FF00U
- #define LPDDR4__DENALI_PI_298__PI_MR14_DATA_F2_3_SHIFT 8U
- #define LPDDR4__DENALI_PI_298__PI_MR14_DATA_F2_3_WIDTH 8U
- #define LPDDR4__PI_MR14_DATA_F2_3__REG DENALI_PI_298
- #define LPDDR4__PI_MR14_DATA_F2_3__FLD LPDDR4__DENALI_PI_298__PI_MR14_DATA_F2_3
- #define LPDDR4__DENALI_PI_298__PI_MR22_DATA_F2_3_MASK 0x00FF0000U
- #define LPDDR4__DENALI_PI_298__PI_MR22_DATA_F2_3_SHIFT 16U
- #define LPDDR4__DENALI_PI_298__PI_MR22_DATA_F2_3_WIDTH 8U
- #define LPDDR4__PI_MR22_DATA_F2_3__REG DENALI_PI_298
- #define LPDDR4__PI_MR22_DATA_F2_3__FLD LPDDR4__DENALI_PI_298__PI_MR22_DATA_F2_3
- #define LPDDR4__DENALI_PI_298__PI_MR23_DATA_F2_3_MASK 0xFF000000U
- #define LPDDR4__DENALI_PI_298__PI_MR23_DATA_F2_3_SHIFT 24U
- #define LPDDR4__DENALI_PI_298__PI_MR23_DATA_F2_3_WIDTH 8U
- #define LPDDR4__PI_MR23_DATA_F2_3__REG DENALI_PI_298
- #define LPDDR4__PI_MR23_DATA_F2_3__FLD LPDDR4__DENALI_PI_298__PI_MR23_DATA_F2_3
- #define LPDDR4__DENALI_PI_299_READ_MASK 0x000007FFU
- #define LPDDR4__DENALI_PI_299_WRITE_MASK 0x000007FFU
- #define LPDDR4__DENALI_PI_299__PI_PARITY_ERROR_REGIF_MASK 0x000007FFU
- #define LPDDR4__DENALI_PI_299__PI_PARITY_ERROR_REGIF_SHIFT 0U
- #define LPDDR4__DENALI_PI_299__PI_PARITY_ERROR_REGIF_WIDTH 11U
- #define LPDDR4__PI_PARITY_ERROR_REGIF__REG DENALI_PI_299
- #define LPDDR4__PI_PARITY_ERROR_REGIF__FLD LPDDR4__DENALI_PI_299__PI_PARITY_ERROR_REGIF
- #endif /* REG_LPDDR4_PI_MACROS_H_ */
|