12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793 |
- /* SPDX-License-Identifier: BSD-3-Clause */
- /**********************************************************************
- * Copyright (C) 2012-2019 Cadence Design Systems, Inc.
- *
- * THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
- *
- **********************************************************************
- */
- #ifndef REG_LPDDR4_DDR_CONTROLLER_MACROS_H_
- #define REG_LPDDR4_DDR_CONTROLLER_MACROS_H_
- #define LPDDR4__DENALI_CTL_0_READ_MASK 0xFFFF0F01U
- #define LPDDR4__DENALI_CTL_0_WRITE_MASK 0xFFFF0F01U
- #define LPDDR4__DENALI_CTL_0__START_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_0__START_SHIFT 0U
- #define LPDDR4__DENALI_CTL_0__START_WIDTH 1U
- #define LPDDR4__DENALI_CTL_0__START_WOCLR 0U
- #define LPDDR4__DENALI_CTL_0__START_WOSET 0U
- #define LPDDR4__START__REG DENALI_CTL_0
- #define LPDDR4__START__FLD LPDDR4__DENALI_CTL_0__START
- #define LPDDR4__DENALI_CTL_0__DRAM_CLASS_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_0__DRAM_CLASS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_0__DRAM_CLASS_WIDTH 4U
- #define LPDDR4__DRAM_CLASS__REG DENALI_CTL_0
- #define LPDDR4__DRAM_CLASS__FLD LPDDR4__DENALI_CTL_0__DRAM_CLASS
- #define LPDDR4__DENALI_CTL_0__CONTROLLER_ID_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_0__CONTROLLER_ID_SHIFT 16U
- #define LPDDR4__DENALI_CTL_0__CONTROLLER_ID_WIDTH 16U
- #define LPDDR4__CONTROLLER_ID__REG DENALI_CTL_0
- #define LPDDR4__CONTROLLER_ID__FLD LPDDR4__DENALI_CTL_0__CONTROLLER_ID
- #define LPDDR4__DENALI_CTL_1_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_1_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_1__CONTROLLER_VERSION_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_1__CONTROLLER_VERSION_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_1__CONTROLLER_VERSION_0_WIDTH 32U
- #define LPDDR4__CONTROLLER_VERSION_0__REG DENALI_CTL_1
- #define LPDDR4__CONTROLLER_VERSION_0__FLD LPDDR4__DENALI_CTL_1__CONTROLLER_VERSION_0
- #define LPDDR4__DENALI_CTL_2_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_2_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_2__CONTROLLER_VERSION_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_2__CONTROLLER_VERSION_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_2__CONTROLLER_VERSION_1_WIDTH 32U
- #define LPDDR4__CONTROLLER_VERSION_1__REG DENALI_CTL_2
- #define LPDDR4__CONTROLLER_VERSION_1__FLD LPDDR4__DENALI_CTL_2__CONTROLLER_VERSION_1
- #define LPDDR4__DENALI_CTL_3_READ_MASK 0xFF030F1FU
- #define LPDDR4__DENALI_CTL_3_WRITE_MASK 0xFF030F1FU
- #define LPDDR4__DENALI_CTL_3__MAX_ROW_REG_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_3__MAX_ROW_REG_SHIFT 0U
- #define LPDDR4__DENALI_CTL_3__MAX_ROW_REG_WIDTH 5U
- #define LPDDR4__MAX_ROW_REG__REG DENALI_CTL_3
- #define LPDDR4__MAX_ROW_REG__FLD LPDDR4__DENALI_CTL_3__MAX_ROW_REG
- #define LPDDR4__DENALI_CTL_3__MAX_COL_REG_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_3__MAX_COL_REG_SHIFT 8U
- #define LPDDR4__DENALI_CTL_3__MAX_COL_REG_WIDTH 4U
- #define LPDDR4__MAX_COL_REG__REG DENALI_CTL_3
- #define LPDDR4__MAX_COL_REG__FLD LPDDR4__DENALI_CTL_3__MAX_COL_REG
- #define LPDDR4__DENALI_CTL_3__MAX_CS_REG_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_3__MAX_CS_REG_SHIFT 16U
- #define LPDDR4__DENALI_CTL_3__MAX_CS_REG_WIDTH 2U
- #define LPDDR4__MAX_CS_REG__REG DENALI_CTL_3
- #define LPDDR4__MAX_CS_REG__FLD LPDDR4__DENALI_CTL_3__MAX_CS_REG
- #define LPDDR4__DENALI_CTL_3__READ_DATA_FIFO_DEPTH_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_3__READ_DATA_FIFO_DEPTH_SHIFT 24U
- #define LPDDR4__DENALI_CTL_3__READ_DATA_FIFO_DEPTH_WIDTH 8U
- #define LPDDR4__READ_DATA_FIFO_DEPTH__REG DENALI_CTL_3
- #define LPDDR4__READ_DATA_FIFO_DEPTH__FLD LPDDR4__DENALI_CTL_3__READ_DATA_FIFO_DEPTH
- #define LPDDR4__DENALI_CTL_4_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_4_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_4__READ_DATA_FIFO_PTR_WIDTH_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_4__READ_DATA_FIFO_PTR_WIDTH_SHIFT 0U
- #define LPDDR4__DENALI_CTL_4__READ_DATA_FIFO_PTR_WIDTH_WIDTH 8U
- #define LPDDR4__READ_DATA_FIFO_PTR_WIDTH__REG DENALI_CTL_4
- #define LPDDR4__READ_DATA_FIFO_PTR_WIDTH__FLD LPDDR4__DENALI_CTL_4__READ_DATA_FIFO_PTR_WIDTH
- #define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_DEPTH_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_DEPTH_SHIFT 8U
- #define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_DEPTH_WIDTH 8U
- #define LPDDR4__WRITE_DATA_FIFO_DEPTH__REG DENALI_CTL_4
- #define LPDDR4__WRITE_DATA_FIFO_DEPTH__FLD LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_DEPTH
- #define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_PTR_WIDTH_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_PTR_WIDTH_SHIFT 16U
- #define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_PTR_WIDTH_WIDTH 8U
- #define LPDDR4__WRITE_DATA_FIFO_PTR_WIDTH__REG DENALI_CTL_4
- #define LPDDR4__WRITE_DATA_FIFO_PTR_WIDTH__FLD LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_PTR_WIDTH
- #define LPDDR4__DENALI_CTL_5_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_5_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_DEPTH_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_DEPTH_SHIFT 0U
- #define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_DEPTH_WIDTH 16U
- #define LPDDR4__MEMCD_RMODW_FIFO_DEPTH__REG DENALI_CTL_5
- #define LPDDR4__MEMCD_RMODW_FIFO_DEPTH__FLD LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_DEPTH
- #define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_PTR_WIDTH_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_PTR_WIDTH_SHIFT 16U
- #define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_PTR_WIDTH_WIDTH 8U
- #define LPDDR4__MEMCD_RMODW_FIFO_PTR_WIDTH__REG DENALI_CTL_5
- #define LPDDR4__MEMCD_RMODW_FIFO_PTR_WIDTH__FLD LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_PTR_WIDTH
- #define LPDDR4__DENALI_CTL_5__ASYNC_CDC_STAGES_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_5__ASYNC_CDC_STAGES_SHIFT 24U
- #define LPDDR4__DENALI_CTL_5__ASYNC_CDC_STAGES_WIDTH 8U
- #define LPDDR4__ASYNC_CDC_STAGES__REG DENALI_CTL_5
- #define LPDDR4__ASYNC_CDC_STAGES__FLD LPDDR4__DENALI_CTL_5__ASYNC_CDC_STAGES
- #define LPDDR4__DENALI_CTL_6_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_6_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_6__AXI0_CMDFIFO_LOG2_DEPTH_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_6__AXI0_CMDFIFO_LOG2_DEPTH_SHIFT 0U
- #define LPDDR4__DENALI_CTL_6__AXI0_CMDFIFO_LOG2_DEPTH_WIDTH 8U
- #define LPDDR4__AXI0_CMDFIFO_LOG2_DEPTH__REG DENALI_CTL_6
- #define LPDDR4__AXI0_CMDFIFO_LOG2_DEPTH__FLD LPDDR4__DENALI_CTL_6__AXI0_CMDFIFO_LOG2_DEPTH
- #define LPDDR4__DENALI_CTL_6__AXI0_RDFIFO_LOG2_DEPTH_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_6__AXI0_RDFIFO_LOG2_DEPTH_SHIFT 8U
- #define LPDDR4__DENALI_CTL_6__AXI0_RDFIFO_LOG2_DEPTH_WIDTH 8U
- #define LPDDR4__AXI0_RDFIFO_LOG2_DEPTH__REG DENALI_CTL_6
- #define LPDDR4__AXI0_RDFIFO_LOG2_DEPTH__FLD LPDDR4__DENALI_CTL_6__AXI0_RDFIFO_LOG2_DEPTH
- #define LPDDR4__DENALI_CTL_6__AXI0_WR_ARRAY_LOG2_DEPTH_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_6__AXI0_WR_ARRAY_LOG2_DEPTH_SHIFT 16U
- #define LPDDR4__DENALI_CTL_6__AXI0_WR_ARRAY_LOG2_DEPTH_WIDTH 8U
- #define LPDDR4__AXI0_WR_ARRAY_LOG2_DEPTH__REG DENALI_CTL_6
- #define LPDDR4__AXI0_WR_ARRAY_LOG2_DEPTH__FLD LPDDR4__DENALI_CTL_6__AXI0_WR_ARRAY_LOG2_DEPTH
- #define LPDDR4__DENALI_CTL_6__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_6__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_SHIFT 24U
- #define LPDDR4__DENALI_CTL_6__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8U
- #define LPDDR4__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH__REG DENALI_CTL_6
- #define LPDDR4__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH__FLD LPDDR4__DENALI_CTL_6__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH
- #define LPDDR4__DENALI_CTL_7_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_7_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_7__TINIT_F0_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_7__TINIT_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_7__TINIT_F0_WIDTH 24U
- #define LPDDR4__TINIT_F0__REG DENALI_CTL_7
- #define LPDDR4__TINIT_F0__FLD LPDDR4__DENALI_CTL_7__TINIT_F0
- #define LPDDR4__DENALI_CTL_8_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_8_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_8__TINIT3_F0_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_8__TINIT3_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_8__TINIT3_F0_WIDTH 24U
- #define LPDDR4__TINIT3_F0__REG DENALI_CTL_8
- #define LPDDR4__TINIT3_F0__FLD LPDDR4__DENALI_CTL_8__TINIT3_F0
- #define LPDDR4__DENALI_CTL_9_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_9_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_9__TINIT4_F0_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_9__TINIT4_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_9__TINIT4_F0_WIDTH 24U
- #define LPDDR4__TINIT4_F0__REG DENALI_CTL_9
- #define LPDDR4__TINIT4_F0__FLD LPDDR4__DENALI_CTL_9__TINIT4_F0
- #define LPDDR4__DENALI_CTL_10_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_10_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_10__TINIT5_F0_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_10__TINIT5_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_10__TINIT5_F0_WIDTH 24U
- #define LPDDR4__TINIT5_F0__REG DENALI_CTL_10
- #define LPDDR4__TINIT5_F0__FLD LPDDR4__DENALI_CTL_10__TINIT5_F0
- #define LPDDR4__DENALI_CTL_11_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_11_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_11__TINIT_F1_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_11__TINIT_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_11__TINIT_F1_WIDTH 24U
- #define LPDDR4__TINIT_F1__REG DENALI_CTL_11
- #define LPDDR4__TINIT_F1__FLD LPDDR4__DENALI_CTL_11__TINIT_F1
- #define LPDDR4__DENALI_CTL_12_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_12_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_12__TINIT3_F1_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_12__TINIT3_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_12__TINIT3_F1_WIDTH 24U
- #define LPDDR4__TINIT3_F1__REG DENALI_CTL_12
- #define LPDDR4__TINIT3_F1__FLD LPDDR4__DENALI_CTL_12__TINIT3_F1
- #define LPDDR4__DENALI_CTL_13_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_13_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_13__TINIT4_F1_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_13__TINIT4_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_13__TINIT4_F1_WIDTH 24U
- #define LPDDR4__TINIT4_F1__REG DENALI_CTL_13
- #define LPDDR4__TINIT4_F1__FLD LPDDR4__DENALI_CTL_13__TINIT4_F1
- #define LPDDR4__DENALI_CTL_14_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_14_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_14__TINIT5_F1_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_14__TINIT5_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_14__TINIT5_F1_WIDTH 24U
- #define LPDDR4__TINIT5_F1__REG DENALI_CTL_14
- #define LPDDR4__TINIT5_F1__FLD LPDDR4__DENALI_CTL_14__TINIT5_F1
- #define LPDDR4__DENALI_CTL_15_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_15_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_15__TINIT_F2_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_15__TINIT_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_15__TINIT_F2_WIDTH 24U
- #define LPDDR4__TINIT_F2__REG DENALI_CTL_15
- #define LPDDR4__TINIT_F2__FLD LPDDR4__DENALI_CTL_15__TINIT_F2
- #define LPDDR4__DENALI_CTL_16_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_16_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_16__TINIT3_F2_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_16__TINIT3_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_16__TINIT3_F2_WIDTH 24U
- #define LPDDR4__TINIT3_F2__REG DENALI_CTL_16
- #define LPDDR4__TINIT3_F2__FLD LPDDR4__DENALI_CTL_16__TINIT3_F2
- #define LPDDR4__DENALI_CTL_17_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_17_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_17__TINIT4_F2_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_17__TINIT4_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_17__TINIT4_F2_WIDTH 24U
- #define LPDDR4__TINIT4_F2__REG DENALI_CTL_17
- #define LPDDR4__TINIT4_F2__FLD LPDDR4__DENALI_CTL_17__TINIT4_F2
- #define LPDDR4__DENALI_CTL_18_READ_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_CTL_18_WRITE_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_CTL_18__TINIT5_F2_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_18__TINIT5_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_18__TINIT5_F2_WIDTH 24U
- #define LPDDR4__TINIT5_F2__REG DENALI_CTL_18
- #define LPDDR4__TINIT5_F2__FLD LPDDR4__DENALI_CTL_18__TINIT5_F2
- #define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_SHIFT 24U
- #define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_WOSET 0U
- #define LPDDR4__NO_AUTO_MRR_INIT__REG DENALI_CTL_18
- #define LPDDR4__NO_AUTO_MRR_INIT__FLD LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT
- #define LPDDR4__DENALI_CTL_19_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_19_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_WOSET 0U
- #define LPDDR4__MRR_ERROR_STATUS__REG DENALI_CTL_19
- #define LPDDR4__MRR_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS
- #define LPDDR4__DENALI_CTL_19__DFI_INV_DATA_CS_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_19__DFI_INV_DATA_CS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_19__DFI_INV_DATA_CS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_19__DFI_INV_DATA_CS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_19__DFI_INV_DATA_CS_WOSET 0U
- #define LPDDR4__DFI_INV_DATA_CS__REG DENALI_CTL_19
- #define LPDDR4__DFI_INV_DATA_CS__FLD LPDDR4__DENALI_CTL_19__DFI_INV_DATA_CS
- #define LPDDR4__DENALI_CTL_19__NO_MRW_INIT_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_19__NO_MRW_INIT_SHIFT 16U
- #define LPDDR4__DENALI_CTL_19__NO_MRW_INIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_19__NO_MRW_INIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_19__NO_MRW_INIT_WOSET 0U
- #define LPDDR4__NO_MRW_INIT__REG DENALI_CTL_19
- #define LPDDR4__NO_MRW_INIT__FLD LPDDR4__DENALI_CTL_19__NO_MRW_INIT
- #define LPDDR4__DENALI_CTL_19__ODT_VALUE_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_19__ODT_VALUE_SHIFT 24U
- #define LPDDR4__DENALI_CTL_19__ODT_VALUE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_19__ODT_VALUE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_19__ODT_VALUE_WOSET 0U
- #define LPDDR4__ODT_VALUE__REG DENALI_CTL_19
- #define LPDDR4__ODT_VALUE__FLD LPDDR4__DENALI_CTL_19__ODT_VALUE
- #define LPDDR4__DENALI_CTL_20_READ_MASK 0x03013F01U
- #define LPDDR4__DENALI_CTL_20_WRITE_MASK 0x03013F01U
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_WOSET 0U
- #define LPDDR4__PHY_INDEP_TRAIN_MODE__REG DENALI_CTL_20
- #define LPDDR4__PHY_INDEP_TRAIN_MODE__FLD LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE
- #define LPDDR4__DENALI_CTL_20__TSREF2PHYMSTR_MASK 0x00003F00U
- #define LPDDR4__DENALI_CTL_20__TSREF2PHYMSTR_SHIFT 8U
- #define LPDDR4__DENALI_CTL_20__TSREF2PHYMSTR_WIDTH 6U
- #define LPDDR4__TSREF2PHYMSTR__REG DENALI_CTL_20
- #define LPDDR4__TSREF2PHYMSTR__FLD LPDDR4__DENALI_CTL_20__TSREF2PHYMSTR
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_INIT_MODE_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_INIT_MODE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_INIT_MODE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_INIT_MODE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_20__PHY_INDEP_INIT_MODE_WOSET 0U
- #define LPDDR4__PHY_INDEP_INIT_MODE__REG DENALI_CTL_20
- #define LPDDR4__PHY_INDEP_INIT_MODE__FLD LPDDR4__DENALI_CTL_20__PHY_INDEP_INIT_MODE
- #define LPDDR4__DENALI_CTL_20__DFIBUS_FREQ_INIT_MASK 0x03000000U
- #define LPDDR4__DENALI_CTL_20__DFIBUS_FREQ_INIT_SHIFT 24U
- #define LPDDR4__DENALI_CTL_20__DFIBUS_FREQ_INIT_WIDTH 2U
- #define LPDDR4__DFIBUS_FREQ_INIT__REG DENALI_CTL_20
- #define LPDDR4__DFIBUS_FREQ_INIT__FLD LPDDR4__DENALI_CTL_20__DFIBUS_FREQ_INIT
- #define LPDDR4__DENALI_CTL_21_READ_MASK 0x1F1F1F03U
- #define LPDDR4__DENALI_CTL_21_WRITE_MASK 0x1F1F1F03U
- #define LPDDR4__DENALI_CTL_21__DFIBUS_BOOT_FREQ_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_21__DFIBUS_BOOT_FREQ_SHIFT 0U
- #define LPDDR4__DENALI_CTL_21__DFIBUS_BOOT_FREQ_WIDTH 2U
- #define LPDDR4__DFIBUS_BOOT_FREQ__REG DENALI_CTL_21
- #define LPDDR4__DFIBUS_BOOT_FREQ__FLD LPDDR4__DENALI_CTL_21__DFIBUS_BOOT_FREQ
- #define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F0_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F0_WIDTH 5U
- #define LPDDR4__DFIBUS_FREQ_F0__REG DENALI_CTL_21
- #define LPDDR4__DFIBUS_FREQ_F0__FLD LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F0
- #define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F1_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F1_WIDTH 5U
- #define LPDDR4__DFIBUS_FREQ_F1__REG DENALI_CTL_21
- #define LPDDR4__DFIBUS_FREQ_F1__FLD LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F1
- #define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F2_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F2_WIDTH 5U
- #define LPDDR4__DFIBUS_FREQ_F2__REG DENALI_CTL_21
- #define LPDDR4__DFIBUS_FREQ_F2__FLD LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F2
- #define LPDDR4__DENALI_CTL_22_READ_MASK 0x00030303U
- #define LPDDR4__DENALI_CTL_22_WRITE_MASK 0x00030303U
- #define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F0_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F0_WIDTH 2U
- #define LPDDR4__FREQ_CHANGE_TYPE_F0__REG DENALI_CTL_22
- #define LPDDR4__FREQ_CHANGE_TYPE_F0__FLD LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F0
- #define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F1_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F1_WIDTH 2U
- #define LPDDR4__FREQ_CHANGE_TYPE_F1__REG DENALI_CTL_22
- #define LPDDR4__FREQ_CHANGE_TYPE_F1__FLD LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F1
- #define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F2_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F2_WIDTH 2U
- #define LPDDR4__FREQ_CHANGE_TYPE_F2__REG DENALI_CTL_22
- #define LPDDR4__FREQ_CHANGE_TYPE_F2__FLD LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F2
- #define LPDDR4__DENALI_CTL_23_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_23_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_23__TRST_PWRON_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_23__TRST_PWRON_SHIFT 0U
- #define LPDDR4__DENALI_CTL_23__TRST_PWRON_WIDTH 32U
- #define LPDDR4__TRST_PWRON__REG DENALI_CTL_23
- #define LPDDR4__TRST_PWRON__FLD LPDDR4__DENALI_CTL_23__TRST_PWRON
- #define LPDDR4__DENALI_CTL_24_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_24_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_24__CKE_INACTIVE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_24__CKE_INACTIVE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_24__CKE_INACTIVE_WIDTH 32U
- #define LPDDR4__CKE_INACTIVE__REG DENALI_CTL_24
- #define LPDDR4__CKE_INACTIVE__FLD LPDDR4__DENALI_CTL_24__CKE_INACTIVE
- #define LPDDR4__DENALI_CTL_25_READ_MASK 0xFFFFFF01U
- #define LPDDR4__DENALI_CTL_25_WRITE_MASK 0xFFFFFF01U
- #define LPDDR4__DENALI_CTL_25__MC_RESERVED0_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_25__MC_RESERVED0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_25__MC_RESERVED0_WIDTH 1U
- #define LPDDR4__DENALI_CTL_25__MC_RESERVED0_WOCLR 0U
- #define LPDDR4__DENALI_CTL_25__MC_RESERVED0_WOSET 0U
- #define LPDDR4__MC_RESERVED0__REG DENALI_CTL_25
- #define LPDDR4__MC_RESERVED0__FLD LPDDR4__DENALI_CTL_25__MC_RESERVED0
- #define LPDDR4__DENALI_CTL_25__MC_RESERVED1_MASK 0xFFFFFF00U
- #define LPDDR4__DENALI_CTL_25__MC_RESERVED1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_25__MC_RESERVED1_WIDTH 24U
- #define LPDDR4__MC_RESERVED1__REG DENALI_CTL_25
- #define LPDDR4__MC_RESERVED1__FLD LPDDR4__DENALI_CTL_25__MC_RESERVED1
- #define LPDDR4__DENALI_CTL_26_READ_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_CTL_26_WRITE_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_CTL_26__MC_RESERVED2_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_26__MC_RESERVED2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_26__MC_RESERVED2_WIDTH 8U
- #define LPDDR4__MC_RESERVED2__REG DENALI_CTL_26
- #define LPDDR4__MC_RESERVED2__FLD LPDDR4__DENALI_CTL_26__MC_RESERVED2
- #define LPDDR4__DENALI_CTL_26__MC_RESERVED3_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_26__MC_RESERVED3_SHIFT 8U
- #define LPDDR4__DENALI_CTL_26__MC_RESERVED3_WIDTH 8U
- #define LPDDR4__MC_RESERVED3__REG DENALI_CTL_26
- #define LPDDR4__MC_RESERVED3__FLD LPDDR4__DENALI_CTL_26__MC_RESERVED3
- #define LPDDR4__DENALI_CTL_26__DQS_OSC_ENABLE_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_26__DQS_OSC_ENABLE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_26__DQS_OSC_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_26__DQS_OSC_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_26__DQS_OSC_ENABLE_WOSET 0U
- #define LPDDR4__DQS_OSC_ENABLE__REG DENALI_CTL_26
- #define LPDDR4__DQS_OSC_ENABLE__FLD LPDDR4__DENALI_CTL_26__DQS_OSC_ENABLE
- #define LPDDR4__DENALI_CTL_27_READ_MASK 0xFF0F7FFFU
- #define LPDDR4__DENALI_CTL_27_WRITE_MASK 0xFF0F7FFFU
- #define LPDDR4__DENALI_CTL_27__DQS_OSC_PERIOD_MASK 0x00007FFFU
- #define LPDDR4__DENALI_CTL_27__DQS_OSC_PERIOD_SHIFT 0U
- #define LPDDR4__DENALI_CTL_27__DQS_OSC_PERIOD_WIDTH 15U
- #define LPDDR4__DQS_OSC_PERIOD__REG DENALI_CTL_27
- #define LPDDR4__DQS_OSC_PERIOD__FLD LPDDR4__DENALI_CTL_27__DQS_OSC_PERIOD
- #define LPDDR4__DENALI_CTL_27__FUNC_VALID_CYCLES_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_27__FUNC_VALID_CYCLES_SHIFT 16U
- #define LPDDR4__DENALI_CTL_27__FUNC_VALID_CYCLES_WIDTH 4U
- #define LPDDR4__FUNC_VALID_CYCLES__REG DENALI_CTL_27
- #define LPDDR4__FUNC_VALID_CYCLES__FLD LPDDR4__DENALI_CTL_27__FUNC_VALID_CYCLES
- #define LPDDR4__DENALI_CTL_27__TOSCO_F0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_27__TOSCO_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_27__TOSCO_F0_WIDTH 8U
- #define LPDDR4__TOSCO_F0__REG DENALI_CTL_27
- #define LPDDR4__TOSCO_F0__FLD LPDDR4__DENALI_CTL_27__TOSCO_F0
- #define LPDDR4__DENALI_CTL_28_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_28_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_28__TOSCO_F1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_28__TOSCO_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_28__TOSCO_F1_WIDTH 8U
- #define LPDDR4__TOSCO_F1__REG DENALI_CTL_28
- #define LPDDR4__TOSCO_F1__FLD LPDDR4__DENALI_CTL_28__TOSCO_F1
- #define LPDDR4__DENALI_CTL_28__TOSCO_F2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_28__TOSCO_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_28__TOSCO_F2_WIDTH 8U
- #define LPDDR4__TOSCO_F2__REG DENALI_CTL_28
- #define LPDDR4__TOSCO_F2__FLD LPDDR4__DENALI_CTL_28__TOSCO_F2
- #define LPDDR4__DENALI_CTL_28__DQS_OSC_NORM_THRESHOLD_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_28__DQS_OSC_NORM_THRESHOLD_SHIFT 16U
- #define LPDDR4__DENALI_CTL_28__DQS_OSC_NORM_THRESHOLD_WIDTH 8U
- #define LPDDR4__DQS_OSC_NORM_THRESHOLD__REG DENALI_CTL_28
- #define LPDDR4__DQS_OSC_NORM_THRESHOLD__FLD LPDDR4__DENALI_CTL_28__DQS_OSC_NORM_THRESHOLD
- #define LPDDR4__DENALI_CTL_28__DQS_OSC_HIGH_THRESHOLD_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_28__DQS_OSC_HIGH_THRESHOLD_SHIFT 24U
- #define LPDDR4__DENALI_CTL_28__DQS_OSC_HIGH_THRESHOLD_WIDTH 8U
- #define LPDDR4__DQS_OSC_HIGH_THRESHOLD__REG DENALI_CTL_28
- #define LPDDR4__DQS_OSC_HIGH_THRESHOLD__FLD LPDDR4__DENALI_CTL_28__DQS_OSC_HIGH_THRESHOLD
- #define LPDDR4__DENALI_CTL_29_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_29_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_29__DQS_OSC_TIMEOUT_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_29__DQS_OSC_TIMEOUT_SHIFT 0U
- #define LPDDR4__DENALI_CTL_29__DQS_OSC_TIMEOUT_WIDTH 8U
- #define LPDDR4__DQS_OSC_TIMEOUT__REG DENALI_CTL_29
- #define LPDDR4__DQS_OSC_TIMEOUT__FLD LPDDR4__DENALI_CTL_29__DQS_OSC_TIMEOUT
- #define LPDDR4__DENALI_CTL_29__DQS_OSC_PROMOTE_THRESHOLD_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_29__DQS_OSC_PROMOTE_THRESHOLD_SHIFT 8U
- #define LPDDR4__DENALI_CTL_29__DQS_OSC_PROMOTE_THRESHOLD_WIDTH 8U
- #define LPDDR4__DQS_OSC_PROMOTE_THRESHOLD__REG DENALI_CTL_29
- #define LPDDR4__DQS_OSC_PROMOTE_THRESHOLD__FLD LPDDR4__DENALI_CTL_29__DQS_OSC_PROMOTE_THRESHOLD
- #define LPDDR4__DENALI_CTL_29__OSC_VARIANCE_LIMIT_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_29__OSC_VARIANCE_LIMIT_SHIFT 16U
- #define LPDDR4__DENALI_CTL_29__OSC_VARIANCE_LIMIT_WIDTH 16U
- #define LPDDR4__OSC_VARIANCE_LIMIT__REG DENALI_CTL_29
- #define LPDDR4__OSC_VARIANCE_LIMIT__FLD LPDDR4__DENALI_CTL_29__OSC_VARIANCE_LIMIT
- #define LPDDR4__DENALI_CTL_30_READ_MASK 0x00FFFF00U
- #define LPDDR4__DENALI_CTL_30_WRITE_MASK 0x00FFFF00U
- #define LPDDR4__DENALI_CTL_30__DQS_OSC_REQUEST_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_30__DQS_OSC_REQUEST_SHIFT 0U
- #define LPDDR4__DENALI_CTL_30__DQS_OSC_REQUEST_WIDTH 1U
- #define LPDDR4__DENALI_CTL_30__DQS_OSC_REQUEST_WOCLR 0U
- #define LPDDR4__DENALI_CTL_30__DQS_OSC_REQUEST_WOSET 0U
- #define LPDDR4__DQS_OSC_REQUEST__REG DENALI_CTL_30
- #define LPDDR4__DQS_OSC_REQUEST__FLD LPDDR4__DENALI_CTL_30__DQS_OSC_REQUEST
- #define LPDDR4__DENALI_CTL_30__OSC_BASE_VALUE_0_CS0_MASK 0x00FFFF00U
- #define LPDDR4__DENALI_CTL_30__OSC_BASE_VALUE_0_CS0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_30__OSC_BASE_VALUE_0_CS0_WIDTH 16U
- #define LPDDR4__OSC_BASE_VALUE_0_CS0__REG DENALI_CTL_30
- #define LPDDR4__OSC_BASE_VALUE_0_CS0__FLD LPDDR4__DENALI_CTL_30__OSC_BASE_VALUE_0_CS0
- #define LPDDR4__DENALI_CTL_31_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_31_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_31__OSC_BASE_VALUE_1_CS0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_31__OSC_BASE_VALUE_1_CS0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_31__OSC_BASE_VALUE_1_CS0_WIDTH 16U
- #define LPDDR4__OSC_BASE_VALUE_1_CS0__REG DENALI_CTL_31
- #define LPDDR4__OSC_BASE_VALUE_1_CS0__FLD LPDDR4__DENALI_CTL_31__OSC_BASE_VALUE_1_CS0
- #define LPDDR4__DENALI_CTL_31__OSC_BASE_VALUE_2_CS0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_31__OSC_BASE_VALUE_2_CS0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_31__OSC_BASE_VALUE_2_CS0_WIDTH 16U
- #define LPDDR4__OSC_BASE_VALUE_2_CS0__REG DENALI_CTL_31
- #define LPDDR4__OSC_BASE_VALUE_2_CS0__FLD LPDDR4__DENALI_CTL_31__OSC_BASE_VALUE_2_CS0
- #define LPDDR4__DENALI_CTL_32_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_32_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_32__OSC_BASE_VALUE_3_CS0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_32__OSC_BASE_VALUE_3_CS0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_32__OSC_BASE_VALUE_3_CS0_WIDTH 16U
- #define LPDDR4__OSC_BASE_VALUE_3_CS0__REG DENALI_CTL_32
- #define LPDDR4__OSC_BASE_VALUE_3_CS0__FLD LPDDR4__DENALI_CTL_32__OSC_BASE_VALUE_3_CS0
- #define LPDDR4__DENALI_CTL_32__OSC_BASE_VALUE_0_CS1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_32__OSC_BASE_VALUE_0_CS1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_32__OSC_BASE_VALUE_0_CS1_WIDTH 16U
- #define LPDDR4__OSC_BASE_VALUE_0_CS1__REG DENALI_CTL_32
- #define LPDDR4__OSC_BASE_VALUE_0_CS1__FLD LPDDR4__DENALI_CTL_32__OSC_BASE_VALUE_0_CS1
- #define LPDDR4__DENALI_CTL_33_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_33_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_33__OSC_BASE_VALUE_1_CS1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_33__OSC_BASE_VALUE_1_CS1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_33__OSC_BASE_VALUE_1_CS1_WIDTH 16U
- #define LPDDR4__OSC_BASE_VALUE_1_CS1__REG DENALI_CTL_33
- #define LPDDR4__OSC_BASE_VALUE_1_CS1__FLD LPDDR4__DENALI_CTL_33__OSC_BASE_VALUE_1_CS1
- #define LPDDR4__DENALI_CTL_33__OSC_BASE_VALUE_2_CS1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_33__OSC_BASE_VALUE_2_CS1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_33__OSC_BASE_VALUE_2_CS1_WIDTH 16U
- #define LPDDR4__OSC_BASE_VALUE_2_CS1__REG DENALI_CTL_33
- #define LPDDR4__OSC_BASE_VALUE_2_CS1__FLD LPDDR4__DENALI_CTL_33__OSC_BASE_VALUE_2_CS1
- #define LPDDR4__DENALI_CTL_34_READ_MASK 0x7F7FFFFFU
- #define LPDDR4__DENALI_CTL_34_WRITE_MASK 0x7F7FFFFFU
- #define LPDDR4__DENALI_CTL_34__OSC_BASE_VALUE_3_CS1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_34__OSC_BASE_VALUE_3_CS1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_34__OSC_BASE_VALUE_3_CS1_WIDTH 16U
- #define LPDDR4__OSC_BASE_VALUE_3_CS1__REG DENALI_CTL_34
- #define LPDDR4__OSC_BASE_VALUE_3_CS1__FLD LPDDR4__DENALI_CTL_34__OSC_BASE_VALUE_3_CS1
- #define LPDDR4__DENALI_CTL_34__CASLAT_LIN_F0_MASK 0x007F0000U
- #define LPDDR4__DENALI_CTL_34__CASLAT_LIN_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_34__CASLAT_LIN_F0_WIDTH 7U
- #define LPDDR4__CASLAT_LIN_F0__REG DENALI_CTL_34
- #define LPDDR4__CASLAT_LIN_F0__FLD LPDDR4__DENALI_CTL_34__CASLAT_LIN_F0
- #define LPDDR4__DENALI_CTL_34__WRLAT_F0_MASK 0x7F000000U
- #define LPDDR4__DENALI_CTL_34__WRLAT_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_34__WRLAT_F0_WIDTH 7U
- #define LPDDR4__WRLAT_F0__REG DENALI_CTL_34
- #define LPDDR4__WRLAT_F0__FLD LPDDR4__DENALI_CTL_34__WRLAT_F0
- #define LPDDR4__DENALI_CTL_35_READ_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_CTL_35_WRITE_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_CTL_35__CASLAT_LIN_F1_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_35__CASLAT_LIN_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_35__CASLAT_LIN_F1_WIDTH 7U
- #define LPDDR4__CASLAT_LIN_F1__REG DENALI_CTL_35
- #define LPDDR4__CASLAT_LIN_F1__FLD LPDDR4__DENALI_CTL_35__CASLAT_LIN_F1
- #define LPDDR4__DENALI_CTL_35__WRLAT_F1_MASK 0x00007F00U
- #define LPDDR4__DENALI_CTL_35__WRLAT_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_35__WRLAT_F1_WIDTH 7U
- #define LPDDR4__WRLAT_F1__REG DENALI_CTL_35
- #define LPDDR4__WRLAT_F1__FLD LPDDR4__DENALI_CTL_35__WRLAT_F1
- #define LPDDR4__DENALI_CTL_35__CASLAT_LIN_F2_MASK 0x007F0000U
- #define LPDDR4__DENALI_CTL_35__CASLAT_LIN_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_35__CASLAT_LIN_F2_WIDTH 7U
- #define LPDDR4__CASLAT_LIN_F2__REG DENALI_CTL_35
- #define LPDDR4__CASLAT_LIN_F2__FLD LPDDR4__DENALI_CTL_35__CASLAT_LIN_F2
- #define LPDDR4__DENALI_CTL_35__WRLAT_F2_MASK 0x7F000000U
- #define LPDDR4__DENALI_CTL_35__WRLAT_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_35__WRLAT_F2_WIDTH 7U
- #define LPDDR4__WRLAT_F2__REG DENALI_CTL_35
- #define LPDDR4__WRLAT_F2__FLD LPDDR4__DENALI_CTL_35__WRLAT_F2
- #define LPDDR4__DENALI_CTL_36_READ_MASK 0x00FF1F07U
- #define LPDDR4__DENALI_CTL_36_WRITE_MASK 0x00FF1F07U
- #define LPDDR4__DENALI_CTL_36__TBST_INT_INTERVAL_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_36__TBST_INT_INTERVAL_SHIFT 0U
- #define LPDDR4__DENALI_CTL_36__TBST_INT_INTERVAL_WIDTH 3U
- #define LPDDR4__TBST_INT_INTERVAL__REG DENALI_CTL_36
- #define LPDDR4__TBST_INT_INTERVAL__FLD LPDDR4__DENALI_CTL_36__TBST_INT_INTERVAL
- #define LPDDR4__DENALI_CTL_36__TCCD_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_36__TCCD_SHIFT 8U
- #define LPDDR4__DENALI_CTL_36__TCCD_WIDTH 5U
- #define LPDDR4__TCCD__REG DENALI_CTL_36
- #define LPDDR4__TCCD__FLD LPDDR4__DENALI_CTL_36__TCCD
- #define LPDDR4__DENALI_CTL_36__TRRD_F0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_36__TRRD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_36__TRRD_F0_WIDTH 8U
- #define LPDDR4__TRRD_F0__REG DENALI_CTL_36
- #define LPDDR4__TRRD_F0__FLD LPDDR4__DENALI_CTL_36__TRRD_F0
- #define LPDDR4__DENALI_CTL_37_READ_MASK 0x3FFF01FFU
- #define LPDDR4__DENALI_CTL_37_WRITE_MASK 0x3FFF01FFU
- #define LPDDR4__DENALI_CTL_37__TRC_F0_MASK 0x000001FFU
- #define LPDDR4__DENALI_CTL_37__TRC_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_37__TRC_F0_WIDTH 9U
- #define LPDDR4__TRC_F0__REG DENALI_CTL_37
- #define LPDDR4__TRC_F0__FLD LPDDR4__DENALI_CTL_37__TRC_F0
- #define LPDDR4__DENALI_CTL_37__TRAS_MIN_F0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_37__TRAS_MIN_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_37__TRAS_MIN_F0_WIDTH 8U
- #define LPDDR4__TRAS_MIN_F0__REG DENALI_CTL_37
- #define LPDDR4__TRAS_MIN_F0__FLD LPDDR4__DENALI_CTL_37__TRAS_MIN_F0
- #define LPDDR4__DENALI_CTL_37__TWTR_F0_MASK 0x3F000000U
- #define LPDDR4__DENALI_CTL_37__TWTR_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_37__TWTR_F0_WIDTH 6U
- #define LPDDR4__TWTR_F0__REG DENALI_CTL_37
- #define LPDDR4__TWTR_F0__FLD LPDDR4__DENALI_CTL_37__TWTR_F0
- #define LPDDR4__DENALI_CTL_38_READ_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_CTL_38_WRITE_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_CTL_38__TRP_F0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_38__TRP_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_38__TRP_F0_WIDTH 8U
- #define LPDDR4__TRP_F0__REG DENALI_CTL_38
- #define LPDDR4__TRP_F0__FLD LPDDR4__DENALI_CTL_38__TRP_F0
- #define LPDDR4__DENALI_CTL_38__TFAW_F0_MASK 0x0001FF00U
- #define LPDDR4__DENALI_CTL_38__TFAW_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_38__TFAW_F0_WIDTH 9U
- #define LPDDR4__TFAW_F0__REG DENALI_CTL_38
- #define LPDDR4__TFAW_F0__FLD LPDDR4__DENALI_CTL_38__TFAW_F0
- #define LPDDR4__DENALI_CTL_38__TRRD_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_38__TRRD_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_38__TRRD_F1_WIDTH 8U
- #define LPDDR4__TRRD_F1__REG DENALI_CTL_38
- #define LPDDR4__TRRD_F1__FLD LPDDR4__DENALI_CTL_38__TRRD_F1
- #define LPDDR4__DENALI_CTL_39_READ_MASK 0x3FFF01FFU
- #define LPDDR4__DENALI_CTL_39_WRITE_MASK 0x3FFF01FFU
- #define LPDDR4__DENALI_CTL_39__TRC_F1_MASK 0x000001FFU
- #define LPDDR4__DENALI_CTL_39__TRC_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_39__TRC_F1_WIDTH 9U
- #define LPDDR4__TRC_F1__REG DENALI_CTL_39
- #define LPDDR4__TRC_F1__FLD LPDDR4__DENALI_CTL_39__TRC_F1
- #define LPDDR4__DENALI_CTL_39__TRAS_MIN_F1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_39__TRAS_MIN_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_39__TRAS_MIN_F1_WIDTH 8U
- #define LPDDR4__TRAS_MIN_F1__REG DENALI_CTL_39
- #define LPDDR4__TRAS_MIN_F1__FLD LPDDR4__DENALI_CTL_39__TRAS_MIN_F1
- #define LPDDR4__DENALI_CTL_39__TWTR_F1_MASK 0x3F000000U
- #define LPDDR4__DENALI_CTL_39__TWTR_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_39__TWTR_F1_WIDTH 6U
- #define LPDDR4__TWTR_F1__REG DENALI_CTL_39
- #define LPDDR4__TWTR_F1__FLD LPDDR4__DENALI_CTL_39__TWTR_F1
- #define LPDDR4__DENALI_CTL_40_READ_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_CTL_40_WRITE_MASK 0xFF01FFFFU
- #define LPDDR4__DENALI_CTL_40__TRP_F1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_40__TRP_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_40__TRP_F1_WIDTH 8U
- #define LPDDR4__TRP_F1__REG DENALI_CTL_40
- #define LPDDR4__TRP_F1__FLD LPDDR4__DENALI_CTL_40__TRP_F1
- #define LPDDR4__DENALI_CTL_40__TFAW_F1_MASK 0x0001FF00U
- #define LPDDR4__DENALI_CTL_40__TFAW_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_40__TFAW_F1_WIDTH 9U
- #define LPDDR4__TFAW_F1__REG DENALI_CTL_40
- #define LPDDR4__TFAW_F1__FLD LPDDR4__DENALI_CTL_40__TFAW_F1
- #define LPDDR4__DENALI_CTL_40__TRRD_F2_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_40__TRRD_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_40__TRRD_F2_WIDTH 8U
- #define LPDDR4__TRRD_F2__REG DENALI_CTL_40
- #define LPDDR4__TRRD_F2__FLD LPDDR4__DENALI_CTL_40__TRRD_F2
- #define LPDDR4__DENALI_CTL_41_READ_MASK 0x3FFF01FFU
- #define LPDDR4__DENALI_CTL_41_WRITE_MASK 0x3FFF01FFU
- #define LPDDR4__DENALI_CTL_41__TRC_F2_MASK 0x000001FFU
- #define LPDDR4__DENALI_CTL_41__TRC_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_41__TRC_F2_WIDTH 9U
- #define LPDDR4__TRC_F2__REG DENALI_CTL_41
- #define LPDDR4__TRC_F2__FLD LPDDR4__DENALI_CTL_41__TRC_F2
- #define LPDDR4__DENALI_CTL_41__TRAS_MIN_F2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_41__TRAS_MIN_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_41__TRAS_MIN_F2_WIDTH 8U
- #define LPDDR4__TRAS_MIN_F2__REG DENALI_CTL_41
- #define LPDDR4__TRAS_MIN_F2__FLD LPDDR4__DENALI_CTL_41__TRAS_MIN_F2
- #define LPDDR4__DENALI_CTL_41__TWTR_F2_MASK 0x3F000000U
- #define LPDDR4__DENALI_CTL_41__TWTR_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_41__TWTR_F2_WIDTH 6U
- #define LPDDR4__TWTR_F2__REG DENALI_CTL_41
- #define LPDDR4__TWTR_F2__FLD LPDDR4__DENALI_CTL_41__TWTR_F2
- #define LPDDR4__DENALI_CTL_42_READ_MASK 0x3F01FFFFU
- #define LPDDR4__DENALI_CTL_42_WRITE_MASK 0x3F01FFFFU
- #define LPDDR4__DENALI_CTL_42__TRP_F2_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_42__TRP_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_42__TRP_F2_WIDTH 8U
- #define LPDDR4__TRP_F2__REG DENALI_CTL_42
- #define LPDDR4__TRP_F2__FLD LPDDR4__DENALI_CTL_42__TRP_F2
- #define LPDDR4__DENALI_CTL_42__TFAW_F2_MASK 0x0001FF00U
- #define LPDDR4__DENALI_CTL_42__TFAW_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_42__TFAW_F2_WIDTH 9U
- #define LPDDR4__TFAW_F2__REG DENALI_CTL_42
- #define LPDDR4__TFAW_F2__FLD LPDDR4__DENALI_CTL_42__TFAW_F2
- #define LPDDR4__DENALI_CTL_42__TCCDMW_MASK 0x3F000000U
- #define LPDDR4__DENALI_CTL_42__TCCDMW_SHIFT 24U
- #define LPDDR4__DENALI_CTL_42__TCCDMW_WIDTH 6U
- #define LPDDR4__TCCDMW__REG DENALI_CTL_42
- #define LPDDR4__TCCDMW__FLD LPDDR4__DENALI_CTL_42__TCCDMW
- #define LPDDR4__DENALI_CTL_43_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_43_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_43__TRTP_F0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_43__TRTP_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_43__TRTP_F0_WIDTH 8U
- #define LPDDR4__TRTP_F0__REG DENALI_CTL_43
- #define LPDDR4__TRTP_F0__FLD LPDDR4__DENALI_CTL_43__TRTP_F0
- #define LPDDR4__DENALI_CTL_43__TMRD_F0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_43__TMRD_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_43__TMRD_F0_WIDTH 8U
- #define LPDDR4__TMRD_F0__REG DENALI_CTL_43
- #define LPDDR4__TMRD_F0__FLD LPDDR4__DENALI_CTL_43__TMRD_F0
- #define LPDDR4__DENALI_CTL_43__TMOD_F0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_43__TMOD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_43__TMOD_F0_WIDTH 8U
- #define LPDDR4__TMOD_F0__REG DENALI_CTL_43
- #define LPDDR4__TMOD_F0__FLD LPDDR4__DENALI_CTL_43__TMOD_F0
- #define LPDDR4__DENALI_CTL_44_READ_MASK 0x1F01FFFFU
- #define LPDDR4__DENALI_CTL_44_WRITE_MASK 0x1F01FFFFU
- #define LPDDR4__DENALI_CTL_44__TRAS_MAX_F0_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_CTL_44__TRAS_MAX_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_44__TRAS_MAX_F0_WIDTH 17U
- #define LPDDR4__TRAS_MAX_F0__REG DENALI_CTL_44
- #define LPDDR4__TRAS_MAX_F0__FLD LPDDR4__DENALI_CTL_44__TRAS_MAX_F0
- #define LPDDR4__DENALI_CTL_44__TCKE_F0_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_44__TCKE_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_44__TCKE_F0_WIDTH 5U
- #define LPDDR4__TCKE_F0__REG DENALI_CTL_44
- #define LPDDR4__TCKE_F0__FLD LPDDR4__DENALI_CTL_44__TCKE_F0
- #define LPDDR4__DENALI_CTL_45_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_45_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_45__TCKESR_F0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_45__TCKESR_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_45__TCKESR_F0_WIDTH 8U
- #define LPDDR4__TCKESR_F0__REG DENALI_CTL_45
- #define LPDDR4__TCKESR_F0__FLD LPDDR4__DENALI_CTL_45__TCKESR_F0
- #define LPDDR4__DENALI_CTL_45__TRTP_F1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_45__TRTP_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_45__TRTP_F1_WIDTH 8U
- #define LPDDR4__TRTP_F1__REG DENALI_CTL_45
- #define LPDDR4__TRTP_F1__FLD LPDDR4__DENALI_CTL_45__TRTP_F1
- #define LPDDR4__DENALI_CTL_45__TMRD_F1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_45__TMRD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_45__TMRD_F1_WIDTH 8U
- #define LPDDR4__TMRD_F1__REG DENALI_CTL_45
- #define LPDDR4__TMRD_F1__FLD LPDDR4__DENALI_CTL_45__TMRD_F1
- #define LPDDR4__DENALI_CTL_45__TMOD_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_45__TMOD_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_45__TMOD_F1_WIDTH 8U
- #define LPDDR4__TMOD_F1__REG DENALI_CTL_45
- #define LPDDR4__TMOD_F1__FLD LPDDR4__DENALI_CTL_45__TMOD_F1
- #define LPDDR4__DENALI_CTL_46_READ_MASK 0x1F01FFFFU
- #define LPDDR4__DENALI_CTL_46_WRITE_MASK 0x1F01FFFFU
- #define LPDDR4__DENALI_CTL_46__TRAS_MAX_F1_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_CTL_46__TRAS_MAX_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_46__TRAS_MAX_F1_WIDTH 17U
- #define LPDDR4__TRAS_MAX_F1__REG DENALI_CTL_46
- #define LPDDR4__TRAS_MAX_F1__FLD LPDDR4__DENALI_CTL_46__TRAS_MAX_F1
- #define LPDDR4__DENALI_CTL_46__TCKE_F1_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_46__TCKE_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_46__TCKE_F1_WIDTH 5U
- #define LPDDR4__TCKE_F1__REG DENALI_CTL_46
- #define LPDDR4__TCKE_F1__FLD LPDDR4__DENALI_CTL_46__TCKE_F1
- #define LPDDR4__DENALI_CTL_47_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_47_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_47__TCKESR_F1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_47__TCKESR_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_47__TCKESR_F1_WIDTH 8U
- #define LPDDR4__TCKESR_F1__REG DENALI_CTL_47
- #define LPDDR4__TCKESR_F1__FLD LPDDR4__DENALI_CTL_47__TCKESR_F1
- #define LPDDR4__DENALI_CTL_47__TRTP_F2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_47__TRTP_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_47__TRTP_F2_WIDTH 8U
- #define LPDDR4__TRTP_F2__REG DENALI_CTL_47
- #define LPDDR4__TRTP_F2__FLD LPDDR4__DENALI_CTL_47__TRTP_F2
- #define LPDDR4__DENALI_CTL_47__TMRD_F2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_47__TMRD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_47__TMRD_F2_WIDTH 8U
- #define LPDDR4__TMRD_F2__REG DENALI_CTL_47
- #define LPDDR4__TMRD_F2__FLD LPDDR4__DENALI_CTL_47__TMRD_F2
- #define LPDDR4__DENALI_CTL_47__TMOD_F2_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_47__TMOD_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_47__TMOD_F2_WIDTH 8U
- #define LPDDR4__TMOD_F2__REG DENALI_CTL_47
- #define LPDDR4__TMOD_F2__FLD LPDDR4__DENALI_CTL_47__TMOD_F2
- #define LPDDR4__DENALI_CTL_48_READ_MASK 0x1F01FFFFU
- #define LPDDR4__DENALI_CTL_48_WRITE_MASK 0x1F01FFFFU
- #define LPDDR4__DENALI_CTL_48__TRAS_MAX_F2_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_CTL_48__TRAS_MAX_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_48__TRAS_MAX_F2_WIDTH 17U
- #define LPDDR4__TRAS_MAX_F2__REG DENALI_CTL_48
- #define LPDDR4__TRAS_MAX_F2__FLD LPDDR4__DENALI_CTL_48__TRAS_MAX_F2
- #define LPDDR4__DENALI_CTL_48__TCKE_F2_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_48__TCKE_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_48__TCKE_F2_WIDTH 5U
- #define LPDDR4__TCKE_F2__REG DENALI_CTL_48
- #define LPDDR4__TCKE_F2__FLD LPDDR4__DENALI_CTL_48__TCKE_F2
- #define LPDDR4__DENALI_CTL_49_READ_MASK 0x070707FFU
- #define LPDDR4__DENALI_CTL_49_WRITE_MASK 0x070707FFU
- #define LPDDR4__DENALI_CTL_49__TCKESR_F2_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_49__TCKESR_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_49__TCKESR_F2_WIDTH 8U
- #define LPDDR4__TCKESR_F2__REG DENALI_CTL_49
- #define LPDDR4__TCKESR_F2__FLD LPDDR4__DENALI_CTL_49__TCKESR_F2
- #define LPDDR4__DENALI_CTL_49__TPPD_MASK 0x00000700U
- #define LPDDR4__DENALI_CTL_49__TPPD_SHIFT 8U
- #define LPDDR4__DENALI_CTL_49__TPPD_WIDTH 3U
- #define LPDDR4__TPPD__REG DENALI_CTL_49
- #define LPDDR4__TPPD__FLD LPDDR4__DENALI_CTL_49__TPPD
- #define LPDDR4__DENALI_CTL_49__MC_RESERVED4_MASK 0x00070000U
- #define LPDDR4__DENALI_CTL_49__MC_RESERVED4_SHIFT 16U
- #define LPDDR4__DENALI_CTL_49__MC_RESERVED4_WIDTH 3U
- #define LPDDR4__MC_RESERVED4__REG DENALI_CTL_49
- #define LPDDR4__MC_RESERVED4__FLD LPDDR4__DENALI_CTL_49__MC_RESERVED4
- #define LPDDR4__DENALI_CTL_49__MC_RESERVED5_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_49__MC_RESERVED5_SHIFT 24U
- #define LPDDR4__DENALI_CTL_49__MC_RESERVED5_WIDTH 3U
- #define LPDDR4__MC_RESERVED5__REG DENALI_CTL_49
- #define LPDDR4__MC_RESERVED5__FLD LPDDR4__DENALI_CTL_49__MC_RESERVED5
- #define LPDDR4__DENALI_CTL_50_READ_MASK 0xFFFFFF01U
- #define LPDDR4__DENALI_CTL_50_WRITE_MASK 0xFFFFFF01U
- #define LPDDR4__DENALI_CTL_50__WRITEINTERP_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_50__WRITEINTERP_SHIFT 0U
- #define LPDDR4__DENALI_CTL_50__WRITEINTERP_WIDTH 1U
- #define LPDDR4__DENALI_CTL_50__WRITEINTERP_WOCLR 0U
- #define LPDDR4__DENALI_CTL_50__WRITEINTERP_WOSET 0U
- #define LPDDR4__WRITEINTERP__REG DENALI_CTL_50
- #define LPDDR4__WRITEINTERP__FLD LPDDR4__DENALI_CTL_50__WRITEINTERP
- #define LPDDR4__DENALI_CTL_50__TRCD_F0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_50__TRCD_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_50__TRCD_F0_WIDTH 8U
- #define LPDDR4__TRCD_F0__REG DENALI_CTL_50
- #define LPDDR4__TRCD_F0__FLD LPDDR4__DENALI_CTL_50__TRCD_F0
- #define LPDDR4__DENALI_CTL_50__TWR_F0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_50__TWR_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_50__TWR_F0_WIDTH 8U
- #define LPDDR4__TWR_F0__REG DENALI_CTL_50
- #define LPDDR4__TWR_F0__FLD LPDDR4__DENALI_CTL_50__TWR_F0
- #define LPDDR4__DENALI_CTL_50__TRCD_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_50__TRCD_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_50__TRCD_F1_WIDTH 8U
- #define LPDDR4__TRCD_F1__REG DENALI_CTL_50
- #define LPDDR4__TRCD_F1__FLD LPDDR4__DENALI_CTL_50__TRCD_F1
- #define LPDDR4__DENALI_CTL_51_READ_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_CTL_51_WRITE_MASK 0x0FFFFFFFU
- #define LPDDR4__DENALI_CTL_51__TWR_F1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_51__TWR_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_51__TWR_F1_WIDTH 8U
- #define LPDDR4__TWR_F1__REG DENALI_CTL_51
- #define LPDDR4__TWR_F1__FLD LPDDR4__DENALI_CTL_51__TWR_F1
- #define LPDDR4__DENALI_CTL_51__TRCD_F2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_51__TRCD_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_51__TRCD_F2_WIDTH 8U
- #define LPDDR4__TRCD_F2__REG DENALI_CTL_51
- #define LPDDR4__TRCD_F2__FLD LPDDR4__DENALI_CTL_51__TRCD_F2
- #define LPDDR4__DENALI_CTL_51__TWR_F2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_51__TWR_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_51__TWR_F2_WIDTH 8U
- #define LPDDR4__TWR_F2__REG DENALI_CTL_51
- #define LPDDR4__TWR_F2__FLD LPDDR4__DENALI_CTL_51__TWR_F2
- #define LPDDR4__DENALI_CTL_51__TMRR_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_51__TMRR_SHIFT 24U
- #define LPDDR4__DENALI_CTL_51__TMRR_WIDTH 4U
- #define LPDDR4__TMRR__REG DENALI_CTL_51
- #define LPDDR4__TMRR__FLD LPDDR4__DENALI_CTL_51__TMRR
- #define LPDDR4__DENALI_CTL_52_READ_MASK 0x3F03FF1FU
- #define LPDDR4__DENALI_CTL_52_WRITE_MASK 0x3F03FF1FU
- #define LPDDR4__DENALI_CTL_52__TCACKEL_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_52__TCACKEL_SHIFT 0U
- #define LPDDR4__DENALI_CTL_52__TCACKEL_WIDTH 5U
- #define LPDDR4__TCACKEL__REG DENALI_CTL_52
- #define LPDDR4__TCACKEL__FLD LPDDR4__DENALI_CTL_52__TCACKEL
- #define LPDDR4__DENALI_CTL_52__TCAENT_MASK 0x0003FF00U
- #define LPDDR4__DENALI_CTL_52__TCAENT_SHIFT 8U
- #define LPDDR4__DENALI_CTL_52__TCAENT_WIDTH 10U
- #define LPDDR4__TCAENT__REG DENALI_CTL_52
- #define LPDDR4__TCAENT__FLD LPDDR4__DENALI_CTL_52__TCAENT
- #define LPDDR4__DENALI_CTL_52__TCAMRD_MASK 0x3F000000U
- #define LPDDR4__DENALI_CTL_52__TCAMRD_SHIFT 24U
- #define LPDDR4__DENALI_CTL_52__TCAMRD_WIDTH 6U
- #define LPDDR4__TCAMRD__REG DENALI_CTL_52
- #define LPDDR4__TCAMRD__FLD LPDDR4__DENALI_CTL_52__TCAMRD
- #define LPDDR4__DENALI_CTL_53_READ_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_53_WRITE_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_53__TCAEXT_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_53__TCAEXT_SHIFT 0U
- #define LPDDR4__DENALI_CTL_53__TCAEXT_WIDTH 5U
- #define LPDDR4__TCAEXT__REG DENALI_CTL_53
- #define LPDDR4__TCAEXT__FLD LPDDR4__DENALI_CTL_53__TCAEXT
- #define LPDDR4__DENALI_CTL_53__TCACKEH_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_53__TCACKEH_SHIFT 8U
- #define LPDDR4__DENALI_CTL_53__TCACKEH_WIDTH 5U
- #define LPDDR4__TCACKEH__REG DENALI_CTL_53
- #define LPDDR4__TCACKEH__FLD LPDDR4__DENALI_CTL_53__TCACKEH
- #define LPDDR4__DENALI_CTL_53__TMRZ_F0_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_53__TMRZ_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_53__TMRZ_F0_WIDTH 5U
- #define LPDDR4__TMRZ_F0__REG DENALI_CTL_53
- #define LPDDR4__TMRZ_F0__FLD LPDDR4__DENALI_CTL_53__TMRZ_F0
- #define LPDDR4__DENALI_CTL_53__TMRZ_F1_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_53__TMRZ_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_53__TMRZ_F1_WIDTH 5U
- #define LPDDR4__TMRZ_F1__REG DENALI_CTL_53
- #define LPDDR4__TMRZ_F1__FLD LPDDR4__DENALI_CTL_53__TMRZ_F1
- #define LPDDR4__DENALI_CTL_54_READ_MASK 0x0101011FU
- #define LPDDR4__DENALI_CTL_54_WRITE_MASK 0x0101011FU
- #define LPDDR4__DENALI_CTL_54__TMRZ_F2_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_54__TMRZ_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_54__TMRZ_F2_WIDTH 5U
- #define LPDDR4__TMRZ_F2__REG DENALI_CTL_54
- #define LPDDR4__TMRZ_F2__FLD LPDDR4__DENALI_CTL_54__TMRZ_F2
- #define LPDDR4__DENALI_CTL_54__AP_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_54__AP_SHIFT 8U
- #define LPDDR4__DENALI_CTL_54__AP_WIDTH 1U
- #define LPDDR4__DENALI_CTL_54__AP_WOCLR 0U
- #define LPDDR4__DENALI_CTL_54__AP_WOSET 0U
- #define LPDDR4__AP__REG DENALI_CTL_54
- #define LPDDR4__AP__FLD LPDDR4__DENALI_CTL_54__AP
- #define LPDDR4__DENALI_CTL_54__CONCURRENTAP_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_54__CONCURRENTAP_SHIFT 16U
- #define LPDDR4__DENALI_CTL_54__CONCURRENTAP_WIDTH 1U
- #define LPDDR4__DENALI_CTL_54__CONCURRENTAP_WOCLR 0U
- #define LPDDR4__DENALI_CTL_54__CONCURRENTAP_WOSET 0U
- #define LPDDR4__CONCURRENTAP__REG DENALI_CTL_54
- #define LPDDR4__CONCURRENTAP__FLD LPDDR4__DENALI_CTL_54__CONCURRENTAP
- #define LPDDR4__DENALI_CTL_54__TRAS_LOCKOUT_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_54__TRAS_LOCKOUT_SHIFT 24U
- #define LPDDR4__DENALI_CTL_54__TRAS_LOCKOUT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_54__TRAS_LOCKOUT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_54__TRAS_LOCKOUT_WOSET 0U
- #define LPDDR4__TRAS_LOCKOUT__REG DENALI_CTL_54
- #define LPDDR4__TRAS_LOCKOUT__FLD LPDDR4__DENALI_CTL_54__TRAS_LOCKOUT
- #define LPDDR4__DENALI_CTL_55_READ_MASK 0x1FFFFFFFU
- #define LPDDR4__DENALI_CTL_55_WRITE_MASK 0x1FFFFFFFU
- #define LPDDR4__DENALI_CTL_55__TDAL_F0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_55__TDAL_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_55__TDAL_F0_WIDTH 8U
- #define LPDDR4__TDAL_F0__REG DENALI_CTL_55
- #define LPDDR4__TDAL_F0__FLD LPDDR4__DENALI_CTL_55__TDAL_F0
- #define LPDDR4__DENALI_CTL_55__TDAL_F1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_55__TDAL_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_55__TDAL_F1_WIDTH 8U
- #define LPDDR4__TDAL_F1__REG DENALI_CTL_55
- #define LPDDR4__TDAL_F1__FLD LPDDR4__DENALI_CTL_55__TDAL_F1
- #define LPDDR4__DENALI_CTL_55__TDAL_F2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_55__TDAL_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_55__TDAL_F2_WIDTH 8U
- #define LPDDR4__TDAL_F2__REG DENALI_CTL_55
- #define LPDDR4__TDAL_F2__FLD LPDDR4__DENALI_CTL_55__TDAL_F2
- #define LPDDR4__DENALI_CTL_55__BSTLEN_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_55__BSTLEN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_55__BSTLEN_WIDTH 5U
- #define LPDDR4__BSTLEN__REG DENALI_CTL_55
- #define LPDDR4__BSTLEN__FLD LPDDR4__DENALI_CTL_55__BSTLEN
- #define LPDDR4__DENALI_CTL_56_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_56_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F0_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F0_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F0_0_WIDTH 8U
- #define LPDDR4__TRP_AB_F0_0__REG DENALI_CTL_56
- #define LPDDR4__TRP_AB_F0_0__FLD LPDDR4__DENALI_CTL_56__TRP_AB_F0_0
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F1_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F1_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F1_0_WIDTH 8U
- #define LPDDR4__TRP_AB_F1_0__REG DENALI_CTL_56
- #define LPDDR4__TRP_AB_F1_0__FLD LPDDR4__DENALI_CTL_56__TRP_AB_F1_0
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F2_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F2_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F2_0_WIDTH 8U
- #define LPDDR4__TRP_AB_F2_0__REG DENALI_CTL_56
- #define LPDDR4__TRP_AB_F2_0__FLD LPDDR4__DENALI_CTL_56__TRP_AB_F2_0
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F0_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F0_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_56__TRP_AB_F0_1_WIDTH 8U
- #define LPDDR4__TRP_AB_F0_1__REG DENALI_CTL_56
- #define LPDDR4__TRP_AB_F0_1__FLD LPDDR4__DENALI_CTL_56__TRP_AB_F0_1
- #define LPDDR4__DENALI_CTL_57_READ_MASK 0x0301FFFFU
- #define LPDDR4__DENALI_CTL_57_WRITE_MASK 0x0301FFFFU
- #define LPDDR4__DENALI_CTL_57__TRP_AB_F1_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_57__TRP_AB_F1_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_57__TRP_AB_F1_1_WIDTH 8U
- #define LPDDR4__TRP_AB_F1_1__REG DENALI_CTL_57
- #define LPDDR4__TRP_AB_F1_1__FLD LPDDR4__DENALI_CTL_57__TRP_AB_F1_1
- #define LPDDR4__DENALI_CTL_57__TRP_AB_F2_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_57__TRP_AB_F2_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_57__TRP_AB_F2_1_WIDTH 8U
- #define LPDDR4__TRP_AB_F2_1__REG DENALI_CTL_57
- #define LPDDR4__TRP_AB_F2_1__FLD LPDDR4__DENALI_CTL_57__TRP_AB_F2_1
- #define LPDDR4__DENALI_CTL_57__REG_DIMM_ENABLE_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_57__REG_DIMM_ENABLE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_57__REG_DIMM_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_57__REG_DIMM_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_57__REG_DIMM_ENABLE_WOSET 0U
- #define LPDDR4__REG_DIMM_ENABLE__REG DENALI_CTL_57
- #define LPDDR4__REG_DIMM_ENABLE__FLD LPDDR4__DENALI_CTL_57__REG_DIMM_ENABLE
- #define LPDDR4__DENALI_CTL_57__MC_RESERVED6_MASK 0x03000000U
- #define LPDDR4__DENALI_CTL_57__MC_RESERVED6_SHIFT 24U
- #define LPDDR4__DENALI_CTL_57__MC_RESERVED6_WIDTH 2U
- #define LPDDR4__MC_RESERVED6__REG DENALI_CTL_57
- #define LPDDR4__MC_RESERVED6__FLD LPDDR4__DENALI_CTL_57__MC_RESERVED6
- #define LPDDR4__DENALI_CTL_58_READ_MASK 0x0101017FU
- #define LPDDR4__DENALI_CTL_58_WRITE_MASK 0x0101017FU
- #define LPDDR4__DENALI_CTL_58__MC_RESERVED7_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_58__MC_RESERVED7_SHIFT 0U
- #define LPDDR4__DENALI_CTL_58__MC_RESERVED7_WIDTH 7U
- #define LPDDR4__MC_RESERVED7__REG DENALI_CTL_58
- #define LPDDR4__MC_RESERVED7__FLD LPDDR4__DENALI_CTL_58__MC_RESERVED7
- #define LPDDR4__DENALI_CTL_58__OPTIMAL_RMODW_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_58__OPTIMAL_RMODW_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_58__OPTIMAL_RMODW_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_58__OPTIMAL_RMODW_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_58__OPTIMAL_RMODW_EN_WOSET 0U
- #define LPDDR4__OPTIMAL_RMODW_EN__REG DENALI_CTL_58
- #define LPDDR4__OPTIMAL_RMODW_EN__FLD LPDDR4__DENALI_CTL_58__OPTIMAL_RMODW_EN
- #define LPDDR4__DENALI_CTL_58__MC_RESERVED8_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_58__MC_RESERVED8_SHIFT 16U
- #define LPDDR4__DENALI_CTL_58__MC_RESERVED8_WIDTH 1U
- #define LPDDR4__DENALI_CTL_58__MC_RESERVED8_WOCLR 0U
- #define LPDDR4__DENALI_CTL_58__MC_RESERVED8_WOSET 0U
- #define LPDDR4__MC_RESERVED8__REG DENALI_CTL_58
- #define LPDDR4__MC_RESERVED8__FLD LPDDR4__DENALI_CTL_58__MC_RESERVED8
- #define LPDDR4__DENALI_CTL_58__NO_MEMORY_DM_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_58__NO_MEMORY_DM_SHIFT 24U
- #define LPDDR4__DENALI_CTL_58__NO_MEMORY_DM_WIDTH 1U
- #define LPDDR4__DENALI_CTL_58__NO_MEMORY_DM_WOCLR 0U
- #define LPDDR4__DENALI_CTL_58__NO_MEMORY_DM_WOSET 0U
- #define LPDDR4__NO_MEMORY_DM__REG DENALI_CTL_58
- #define LPDDR4__NO_MEMORY_DM__FLD LPDDR4__DENALI_CTL_58__NO_MEMORY_DM
- #define LPDDR4__DENALI_CTL_59_READ_MASK 0x07010100U
- #define LPDDR4__DENALI_CTL_59_WRITE_MASK 0x07010100U
- #define LPDDR4__DENALI_CTL_59__AREFRESH_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_59__AREFRESH_SHIFT 0U
- #define LPDDR4__DENALI_CTL_59__AREFRESH_WIDTH 1U
- #define LPDDR4__DENALI_CTL_59__AREFRESH_WOCLR 0U
- #define LPDDR4__DENALI_CTL_59__AREFRESH_WOSET 0U
- #define LPDDR4__AREFRESH__REG DENALI_CTL_59
- #define LPDDR4__AREFRESH__FLD LPDDR4__DENALI_CTL_59__AREFRESH
- #define LPDDR4__DENALI_CTL_59__AREF_STATUS_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_59__AREF_STATUS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_59__AREF_STATUS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_59__AREF_STATUS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_59__AREF_STATUS_WOSET 0U
- #define LPDDR4__AREF_STATUS__REG DENALI_CTL_59
- #define LPDDR4__AREF_STATUS__FLD LPDDR4__DENALI_CTL_59__AREF_STATUS
- #define LPDDR4__DENALI_CTL_59__TREF_ENABLE_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_59__TREF_ENABLE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_59__TREF_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_59__TREF_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_59__TREF_ENABLE_WOSET 0U
- #define LPDDR4__TREF_ENABLE__REG DENALI_CTL_59
- #define LPDDR4__TREF_ENABLE__FLD LPDDR4__DENALI_CTL_59__TREF_ENABLE
- #define LPDDR4__DENALI_CTL_59__MC_RESERVED9_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_59__MC_RESERVED9_SHIFT 24U
- #define LPDDR4__DENALI_CTL_59__MC_RESERVED9_WIDTH 3U
- #define LPDDR4__MC_RESERVED9__REG DENALI_CTL_59
- #define LPDDR4__MC_RESERVED9__FLD LPDDR4__DENALI_CTL_59__MC_RESERVED9
- #define LPDDR4__DENALI_CTL_60_READ_MASK 0x0003FF3FU
- #define LPDDR4__DENALI_CTL_60_WRITE_MASK 0x0003FF3FU
- #define LPDDR4__DENALI_CTL_60__CS_COMPARISON_FOR_REFRESH_DEPTH_MASK 0x0000003FU
- #define LPDDR4__DENALI_CTL_60__CS_COMPARISON_FOR_REFRESH_DEPTH_SHIFT 0U
- #define LPDDR4__DENALI_CTL_60__CS_COMPARISON_FOR_REFRESH_DEPTH_WIDTH 6U
- #define LPDDR4__CS_COMPARISON_FOR_REFRESH_DEPTH__REG DENALI_CTL_60
- #define LPDDR4__CS_COMPARISON_FOR_REFRESH_DEPTH__FLD LPDDR4__DENALI_CTL_60__CS_COMPARISON_FOR_REFRESH_DEPTH
- #define LPDDR4__DENALI_CTL_60__TRFC_F0_MASK 0x0003FF00U
- #define LPDDR4__DENALI_CTL_60__TRFC_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_60__TRFC_F0_WIDTH 10U
- #define LPDDR4__TRFC_F0__REG DENALI_CTL_60
- #define LPDDR4__TRFC_F0__FLD LPDDR4__DENALI_CTL_60__TRFC_F0
- #define LPDDR4__DENALI_CTL_61_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_61_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_61__TREF_F0_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_61__TREF_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_61__TREF_F0_WIDTH 20U
- #define LPDDR4__TREF_F0__REG DENALI_CTL_61
- #define LPDDR4__TREF_F0__FLD LPDDR4__DENALI_CTL_61__TREF_F0
- #define LPDDR4__DENALI_CTL_62_READ_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_62_WRITE_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_62__TRFC_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_62__TRFC_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_62__TRFC_F1_WIDTH 10U
- #define LPDDR4__TRFC_F1__REG DENALI_CTL_62
- #define LPDDR4__TRFC_F1__FLD LPDDR4__DENALI_CTL_62__TRFC_F1
- #define LPDDR4__DENALI_CTL_63_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_63_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_63__TREF_F1_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_63__TREF_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_63__TREF_F1_WIDTH 20U
- #define LPDDR4__TREF_F1__REG DENALI_CTL_63
- #define LPDDR4__TREF_F1__FLD LPDDR4__DENALI_CTL_63__TREF_F1
- #define LPDDR4__DENALI_CTL_64_READ_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_64_WRITE_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_64__TRFC_F2_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_64__TRFC_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_64__TRFC_F2_WIDTH 10U
- #define LPDDR4__TRFC_F2__REG DENALI_CTL_64
- #define LPDDR4__TRFC_F2__FLD LPDDR4__DENALI_CTL_64__TRFC_F2
- #define LPDDR4__DENALI_CTL_65_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_65_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_65__TREF_F2_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_65__TREF_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_65__TREF_F2_WIDTH 20U
- #define LPDDR4__TREF_F2__REG DENALI_CTL_65
- #define LPDDR4__TREF_F2__FLD LPDDR4__DENALI_CTL_65__TREF_F2
- #define LPDDR4__DENALI_CTL_66_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_66_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_66__TREF_INTERVAL_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_66__TREF_INTERVAL_SHIFT 0U
- #define LPDDR4__DENALI_CTL_66__TREF_INTERVAL_WIDTH 20U
- #define LPDDR4__TREF_INTERVAL__REG DENALI_CTL_66
- #define LPDDR4__TREF_INTERVAL__FLD LPDDR4__DENALI_CTL_66__TREF_INTERVAL
- #define LPDDR4__DENALI_CTL_67_READ_MASK 0x03FF0101U
- #define LPDDR4__DENALI_CTL_67_WRITE_MASK 0x03FF0101U
- #define LPDDR4__DENALI_CTL_67__PBR_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_67__PBR_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_67__PBR_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_67__PBR_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_67__PBR_EN_WOSET 0U
- #define LPDDR4__PBR_EN__REG DENALI_CTL_67
- #define LPDDR4__PBR_EN__FLD LPDDR4__DENALI_CTL_67__PBR_EN
- #define LPDDR4__DENALI_CTL_67__PBR_NUMERIC_ORDER_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_67__PBR_NUMERIC_ORDER_SHIFT 8U
- #define LPDDR4__DENALI_CTL_67__PBR_NUMERIC_ORDER_WIDTH 1U
- #define LPDDR4__DENALI_CTL_67__PBR_NUMERIC_ORDER_WOCLR 0U
- #define LPDDR4__DENALI_CTL_67__PBR_NUMERIC_ORDER_WOSET 0U
- #define LPDDR4__PBR_NUMERIC_ORDER__REG DENALI_CTL_67
- #define LPDDR4__PBR_NUMERIC_ORDER__FLD LPDDR4__DENALI_CTL_67__PBR_NUMERIC_ORDER
- #define LPDDR4__DENALI_CTL_67__TRFC_PB_F0_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_67__TRFC_PB_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_67__TRFC_PB_F0_WIDTH 10U
- #define LPDDR4__TRFC_PB_F0__REG DENALI_CTL_67
- #define LPDDR4__TRFC_PB_F0__FLD LPDDR4__DENALI_CTL_67__TRFC_PB_F0
- #define LPDDR4__DENALI_CTL_68_READ_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_CTL_68_WRITE_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_CTL_68__TREFI_PB_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_68__TREFI_PB_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_68__TREFI_PB_F0_WIDTH 16U
- #define LPDDR4__TREFI_PB_F0__REG DENALI_CTL_68
- #define LPDDR4__TREFI_PB_F0__FLD LPDDR4__DENALI_CTL_68__TREFI_PB_F0
- #define LPDDR4__DENALI_CTL_68__TRFC_PB_F1_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_68__TRFC_PB_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_68__TRFC_PB_F1_WIDTH 10U
- #define LPDDR4__TRFC_PB_F1__REG DENALI_CTL_68
- #define LPDDR4__TRFC_PB_F1__FLD LPDDR4__DENALI_CTL_68__TRFC_PB_F1
- #define LPDDR4__DENALI_CTL_69_READ_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_CTL_69_WRITE_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_CTL_69__TREFI_PB_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_69__TREFI_PB_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_69__TREFI_PB_F1_WIDTH 16U
- #define LPDDR4__TREFI_PB_F1__REG DENALI_CTL_69
- #define LPDDR4__TREFI_PB_F1__FLD LPDDR4__DENALI_CTL_69__TREFI_PB_F1
- #define LPDDR4__DENALI_CTL_69__TRFC_PB_F2_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_69__TRFC_PB_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_69__TRFC_PB_F2_WIDTH 10U
- #define LPDDR4__TRFC_PB_F2__REG DENALI_CTL_69
- #define LPDDR4__TRFC_PB_F2__FLD LPDDR4__DENALI_CTL_69__TRFC_PB_F2
- #define LPDDR4__DENALI_CTL_70_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_70_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_70__TREFI_PB_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_70__TREFI_PB_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_70__TREFI_PB_F2_WIDTH 16U
- #define LPDDR4__TREFI_PB_F2__REG DENALI_CTL_70
- #define LPDDR4__TREFI_PB_F2__FLD LPDDR4__DENALI_CTL_70__TREFI_PB_F2
- #define LPDDR4__DENALI_CTL_70__PBR_MAX_BANK_WAIT_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_70__PBR_MAX_BANK_WAIT_SHIFT 16U
- #define LPDDR4__DENALI_CTL_70__PBR_MAX_BANK_WAIT_WIDTH 16U
- #define LPDDR4__PBR_MAX_BANK_WAIT__REG DENALI_CTL_70
- #define LPDDR4__PBR_MAX_BANK_WAIT__FLD LPDDR4__DENALI_CTL_70__PBR_MAX_BANK_WAIT
- #define LPDDR4__DENALI_CTL_71_READ_MASK 0x1F1F010FU
- #define LPDDR4__DENALI_CTL_71_WRITE_MASK 0x1F1F010FU
- #define LPDDR4__DENALI_CTL_71__PBR_BANK_SELECT_DELAY_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_71__PBR_BANK_SELECT_DELAY_SHIFT 0U
- #define LPDDR4__DENALI_CTL_71__PBR_BANK_SELECT_DELAY_WIDTH 4U
- #define LPDDR4__PBR_BANK_SELECT_DELAY__REG DENALI_CTL_71
- #define LPDDR4__PBR_BANK_SELECT_DELAY__FLD LPDDR4__DENALI_CTL_71__PBR_BANK_SELECT_DELAY
- #define LPDDR4__DENALI_CTL_71__PBR_CONT_REQ_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_71__PBR_CONT_REQ_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_71__PBR_CONT_REQ_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_71__PBR_CONT_REQ_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_71__PBR_CONT_REQ_EN_WOSET 0U
- #define LPDDR4__PBR_CONT_REQ_EN__REG DENALI_CTL_71
- #define LPDDR4__PBR_CONT_REQ_EN__FLD LPDDR4__DENALI_CTL_71__PBR_CONT_REQ_EN
- #define LPDDR4__DENALI_CTL_71__AREF_PBR_CONT_EN_THRESHOLD_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_71__AREF_PBR_CONT_EN_THRESHOLD_SHIFT 16U
- #define LPDDR4__DENALI_CTL_71__AREF_PBR_CONT_EN_THRESHOLD_WIDTH 5U
- #define LPDDR4__AREF_PBR_CONT_EN_THRESHOLD__REG DENALI_CTL_71
- #define LPDDR4__AREF_PBR_CONT_EN_THRESHOLD__FLD LPDDR4__DENALI_CTL_71__AREF_PBR_CONT_EN_THRESHOLD
- #define LPDDR4__DENALI_CTL_71__AREF_PBR_CONT_DIS_THRESHOLD_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_71__AREF_PBR_CONT_DIS_THRESHOLD_SHIFT 24U
- #define LPDDR4__DENALI_CTL_71__AREF_PBR_CONT_DIS_THRESHOLD_WIDTH 5U
- #define LPDDR4__AREF_PBR_CONT_DIS_THRESHOLD__REG DENALI_CTL_71
- #define LPDDR4__AREF_PBR_CONT_DIS_THRESHOLD__FLD LPDDR4__DENALI_CTL_71__AREF_PBR_CONT_DIS_THRESHOLD
- #define LPDDR4__DENALI_CTL_72_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_72_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_72__TPDEX_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_72__TPDEX_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_72__TPDEX_F0_WIDTH 16U
- #define LPDDR4__TPDEX_F0__REG DENALI_CTL_72
- #define LPDDR4__TPDEX_F0__FLD LPDDR4__DENALI_CTL_72__TPDEX_F0
- #define LPDDR4__DENALI_CTL_72__TPDEX_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_72__TPDEX_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_72__TPDEX_F1_WIDTH 16U
- #define LPDDR4__TPDEX_F1__REG DENALI_CTL_72
- #define LPDDR4__TPDEX_F1__FLD LPDDR4__DENALI_CTL_72__TPDEX_F1
- #define LPDDR4__DENALI_CTL_73_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_73_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_73__TPDEX_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_73__TPDEX_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_73__TPDEX_F2_WIDTH 16U
- #define LPDDR4__TPDEX_F2__REG DENALI_CTL_73
- #define LPDDR4__TPDEX_F2__FLD LPDDR4__DENALI_CTL_73__TPDEX_F2
- #define LPDDR4__DENALI_CTL_73__TMRRI_F0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_73__TMRRI_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_73__TMRRI_F0_WIDTH 8U
- #define LPDDR4__TMRRI_F0__REG DENALI_CTL_73
- #define LPDDR4__TMRRI_F0__FLD LPDDR4__DENALI_CTL_73__TMRRI_F0
- #define LPDDR4__DENALI_CTL_73__TMRRI_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_73__TMRRI_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_73__TMRRI_F1_WIDTH 8U
- #define LPDDR4__TMRRI_F1__REG DENALI_CTL_73
- #define LPDDR4__TMRRI_F1__FLD LPDDR4__DENALI_CTL_73__TMRRI_F1
- #define LPDDR4__DENALI_CTL_74_READ_MASK 0x1F1F1FFFU
- #define LPDDR4__DENALI_CTL_74_WRITE_MASK 0x1F1F1FFFU
- #define LPDDR4__DENALI_CTL_74__TMRRI_F2_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_74__TMRRI_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_74__TMRRI_F2_WIDTH 8U
- #define LPDDR4__TMRRI_F2__REG DENALI_CTL_74
- #define LPDDR4__TMRRI_F2__FLD LPDDR4__DENALI_CTL_74__TMRRI_F2
- #define LPDDR4__DENALI_CTL_74__TCSCKE_F0_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_74__TCSCKE_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_74__TCSCKE_F0_WIDTH 5U
- #define LPDDR4__TCSCKE_F0__REG DENALI_CTL_74
- #define LPDDR4__TCSCKE_F0__FLD LPDDR4__DENALI_CTL_74__TCSCKE_F0
- #define LPDDR4__DENALI_CTL_74__TCKELCS_F0_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_74__TCKELCS_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_74__TCKELCS_F0_WIDTH 5U
- #define LPDDR4__TCKELCS_F0__REG DENALI_CTL_74
- #define LPDDR4__TCKELCS_F0__FLD LPDDR4__DENALI_CTL_74__TCKELCS_F0
- #define LPDDR4__DENALI_CTL_74__TCKEHCS_F0_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_74__TCKEHCS_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_74__TCKEHCS_F0_WIDTH 5U
- #define LPDDR4__TCKEHCS_F0__REG DENALI_CTL_74
- #define LPDDR4__TCKEHCS_F0__FLD LPDDR4__DENALI_CTL_74__TCKEHCS_F0
- #define LPDDR4__DENALI_CTL_75_READ_MASK 0x1F010F1FU
- #define LPDDR4__DENALI_CTL_75_WRITE_MASK 0x1F010F1FU
- #define LPDDR4__DENALI_CTL_75__TMRWCKEL_F0_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_75__TMRWCKEL_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_75__TMRWCKEL_F0_WIDTH 5U
- #define LPDDR4__TMRWCKEL_F0__REG DENALI_CTL_75
- #define LPDDR4__TMRWCKEL_F0__FLD LPDDR4__DENALI_CTL_75__TMRWCKEL_F0
- #define LPDDR4__DENALI_CTL_75__TZQCKE_F0_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_75__TZQCKE_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_75__TZQCKE_F0_WIDTH 4U
- #define LPDDR4__TZQCKE_F0__REG DENALI_CTL_75
- #define LPDDR4__TZQCKE_F0__FLD LPDDR4__DENALI_CTL_75__TZQCKE_F0
- #define LPDDR4__DENALI_CTL_75__CA_DEFAULT_VAL_F0_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_75__CA_DEFAULT_VAL_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_75__CA_DEFAULT_VAL_F0_WIDTH 1U
- #define LPDDR4__DENALI_CTL_75__CA_DEFAULT_VAL_F0_WOCLR 0U
- #define LPDDR4__DENALI_CTL_75__CA_DEFAULT_VAL_F0_WOSET 0U
- #define LPDDR4__CA_DEFAULT_VAL_F0__REG DENALI_CTL_75
- #define LPDDR4__CA_DEFAULT_VAL_F0__FLD LPDDR4__DENALI_CTL_75__CA_DEFAULT_VAL_F0
- #define LPDDR4__DENALI_CTL_75__TCSCKE_F1_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_75__TCSCKE_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_75__TCSCKE_F1_WIDTH 5U
- #define LPDDR4__TCSCKE_F1__REG DENALI_CTL_75
- #define LPDDR4__TCSCKE_F1__FLD LPDDR4__DENALI_CTL_75__TCSCKE_F1
- #define LPDDR4__DENALI_CTL_76_READ_MASK 0x0F1F1F1FU
- #define LPDDR4__DENALI_CTL_76_WRITE_MASK 0x0F1F1F1FU
- #define LPDDR4__DENALI_CTL_76__TCKELCS_F1_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_76__TCKELCS_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_76__TCKELCS_F1_WIDTH 5U
- #define LPDDR4__TCKELCS_F1__REG DENALI_CTL_76
- #define LPDDR4__TCKELCS_F1__FLD LPDDR4__DENALI_CTL_76__TCKELCS_F1
- #define LPDDR4__DENALI_CTL_76__TCKEHCS_F1_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_76__TCKEHCS_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_76__TCKEHCS_F1_WIDTH 5U
- #define LPDDR4__TCKEHCS_F1__REG DENALI_CTL_76
- #define LPDDR4__TCKEHCS_F1__FLD LPDDR4__DENALI_CTL_76__TCKEHCS_F1
- #define LPDDR4__DENALI_CTL_76__TMRWCKEL_F1_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_76__TMRWCKEL_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_76__TMRWCKEL_F1_WIDTH 5U
- #define LPDDR4__TMRWCKEL_F1__REG DENALI_CTL_76
- #define LPDDR4__TMRWCKEL_F1__FLD LPDDR4__DENALI_CTL_76__TMRWCKEL_F1
- #define LPDDR4__DENALI_CTL_76__TZQCKE_F1_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_76__TZQCKE_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_76__TZQCKE_F1_WIDTH 4U
- #define LPDDR4__TZQCKE_F1__REG DENALI_CTL_76
- #define LPDDR4__TZQCKE_F1__FLD LPDDR4__DENALI_CTL_76__TZQCKE_F1
- #define LPDDR4__DENALI_CTL_77_READ_MASK 0x1F1F1F01U
- #define LPDDR4__DENALI_CTL_77_WRITE_MASK 0x1F1F1F01U
- #define LPDDR4__DENALI_CTL_77__CA_DEFAULT_VAL_F1_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_77__CA_DEFAULT_VAL_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_77__CA_DEFAULT_VAL_F1_WIDTH 1U
- #define LPDDR4__DENALI_CTL_77__CA_DEFAULT_VAL_F1_WOCLR 0U
- #define LPDDR4__DENALI_CTL_77__CA_DEFAULT_VAL_F1_WOSET 0U
- #define LPDDR4__CA_DEFAULT_VAL_F1__REG DENALI_CTL_77
- #define LPDDR4__CA_DEFAULT_VAL_F1__FLD LPDDR4__DENALI_CTL_77__CA_DEFAULT_VAL_F1
- #define LPDDR4__DENALI_CTL_77__TCSCKE_F2_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_77__TCSCKE_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_77__TCSCKE_F2_WIDTH 5U
- #define LPDDR4__TCSCKE_F2__REG DENALI_CTL_77
- #define LPDDR4__TCSCKE_F2__FLD LPDDR4__DENALI_CTL_77__TCSCKE_F2
- #define LPDDR4__DENALI_CTL_77__TCKELCS_F2_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_77__TCKELCS_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_77__TCKELCS_F2_WIDTH 5U
- #define LPDDR4__TCKELCS_F2__REG DENALI_CTL_77
- #define LPDDR4__TCKELCS_F2__FLD LPDDR4__DENALI_CTL_77__TCKELCS_F2
- #define LPDDR4__DENALI_CTL_77__TCKEHCS_F2_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_77__TCKEHCS_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_77__TCKEHCS_F2_WIDTH 5U
- #define LPDDR4__TCKEHCS_F2__REG DENALI_CTL_77
- #define LPDDR4__TCKEHCS_F2__FLD LPDDR4__DENALI_CTL_77__TCKEHCS_F2
- #define LPDDR4__DENALI_CTL_78_READ_MASK 0x00010F1FU
- #define LPDDR4__DENALI_CTL_78_WRITE_MASK 0x00010F1FU
- #define LPDDR4__DENALI_CTL_78__TMRWCKEL_F2_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_78__TMRWCKEL_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_78__TMRWCKEL_F2_WIDTH 5U
- #define LPDDR4__TMRWCKEL_F2__REG DENALI_CTL_78
- #define LPDDR4__TMRWCKEL_F2__FLD LPDDR4__DENALI_CTL_78__TMRWCKEL_F2
- #define LPDDR4__DENALI_CTL_78__TZQCKE_F2_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_78__TZQCKE_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_78__TZQCKE_F2_WIDTH 4U
- #define LPDDR4__TZQCKE_F2__REG DENALI_CTL_78
- #define LPDDR4__TZQCKE_F2__FLD LPDDR4__DENALI_CTL_78__TZQCKE_F2
- #define LPDDR4__DENALI_CTL_78__CA_DEFAULT_VAL_F2_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_78__CA_DEFAULT_VAL_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_78__CA_DEFAULT_VAL_F2_WIDTH 1U
- #define LPDDR4__DENALI_CTL_78__CA_DEFAULT_VAL_F2_WOCLR 0U
- #define LPDDR4__DENALI_CTL_78__CA_DEFAULT_VAL_F2_WOSET 0U
- #define LPDDR4__CA_DEFAULT_VAL_F2__REG DENALI_CTL_78
- #define LPDDR4__CA_DEFAULT_VAL_F2__FLD LPDDR4__DENALI_CTL_78__CA_DEFAULT_VAL_F2
- #define LPDDR4__DENALI_CTL_79_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_79_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_79__TXSR_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_79__TXSR_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_79__TXSR_F0_WIDTH 16U
- #define LPDDR4__TXSR_F0__REG DENALI_CTL_79
- #define LPDDR4__TXSR_F0__FLD LPDDR4__DENALI_CTL_79__TXSR_F0
- #define LPDDR4__DENALI_CTL_79__TXSNR_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_79__TXSNR_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_79__TXSNR_F0_WIDTH 16U
- #define LPDDR4__TXSNR_F0__REG DENALI_CTL_79
- #define LPDDR4__TXSNR_F0__FLD LPDDR4__DENALI_CTL_79__TXSNR_F0
- #define LPDDR4__DENALI_CTL_80_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_80_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_80__TXSR_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_80__TXSR_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_80__TXSR_F1_WIDTH 16U
- #define LPDDR4__TXSR_F1__REG DENALI_CTL_80
- #define LPDDR4__TXSR_F1__FLD LPDDR4__DENALI_CTL_80__TXSR_F1
- #define LPDDR4__DENALI_CTL_80__TXSNR_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_80__TXSNR_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_80__TXSNR_F1_WIDTH 16U
- #define LPDDR4__TXSNR_F1__REG DENALI_CTL_80
- #define LPDDR4__TXSNR_F1__FLD LPDDR4__DENALI_CTL_80__TXSNR_F1
- #define LPDDR4__DENALI_CTL_81_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_81_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_81__TXSR_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_81__TXSR_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_81__TXSR_F2_WIDTH 16U
- #define LPDDR4__TXSR_F2__REG DENALI_CTL_81
- #define LPDDR4__TXSR_F2__FLD LPDDR4__DENALI_CTL_81__TXSR_F2
- #define LPDDR4__DENALI_CTL_81__TXSNR_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_81__TXSNR_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_81__TXSNR_F2_WIDTH 16U
- #define LPDDR4__TXSNR_F2__REG DENALI_CTL_81
- #define LPDDR4__TXSNR_F2__FLD LPDDR4__DENALI_CTL_81__TXSNR_F2
- #define LPDDR4__DENALI_CTL_82_READ_MASK 0xFF1F1F1FU
- #define LPDDR4__DENALI_CTL_82_WRITE_MASK 0xFF1F1F1FU
- #define LPDDR4__DENALI_CTL_82__TCKELCMD_F0_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_82__TCKELCMD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_82__TCKELCMD_F0_WIDTH 5U
- #define LPDDR4__TCKELCMD_F0__REG DENALI_CTL_82
- #define LPDDR4__TCKELCMD_F0__FLD LPDDR4__DENALI_CTL_82__TCKELCMD_F0
- #define LPDDR4__DENALI_CTL_82__TCKEHCMD_F0_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_82__TCKEHCMD_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_82__TCKEHCMD_F0_WIDTH 5U
- #define LPDDR4__TCKEHCMD_F0__REG DENALI_CTL_82
- #define LPDDR4__TCKEHCMD_F0__FLD LPDDR4__DENALI_CTL_82__TCKEHCMD_F0
- #define LPDDR4__DENALI_CTL_82__TCKCKEL_F0_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_82__TCKCKEL_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_82__TCKCKEL_F0_WIDTH 5U
- #define LPDDR4__TCKCKEL_F0__REG DENALI_CTL_82
- #define LPDDR4__TCKCKEL_F0__FLD LPDDR4__DENALI_CTL_82__TCKCKEL_F0
- #define LPDDR4__DENALI_CTL_82__TSR_F0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_82__TSR_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_82__TSR_F0_WIDTH 8U
- #define LPDDR4__TSR_F0__REG DENALI_CTL_82
- #define LPDDR4__TSR_F0__FLD LPDDR4__DENALI_CTL_82__TSR_F0
- #define LPDDR4__DENALI_CTL_83_READ_MASK 0x1F1F1F07U
- #define LPDDR4__DENALI_CTL_83_WRITE_MASK 0x1F1F1F07U
- #define LPDDR4__DENALI_CTL_83__TESCKE_F0_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_83__TESCKE_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_83__TESCKE_F0_WIDTH 3U
- #define LPDDR4__TESCKE_F0__REG DENALI_CTL_83
- #define LPDDR4__TESCKE_F0__FLD LPDDR4__DENALI_CTL_83__TESCKE_F0
- #define LPDDR4__DENALI_CTL_83__TCKELPD_F0_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_83__TCKELPD_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_83__TCKELPD_F0_WIDTH 5U
- #define LPDDR4__TCKELPD_F0__REG DENALI_CTL_83
- #define LPDDR4__TCKELPD_F0__FLD LPDDR4__DENALI_CTL_83__TCKELPD_F0
- #define LPDDR4__DENALI_CTL_83__TCSCKEH_F0_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_83__TCSCKEH_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_83__TCSCKEH_F0_WIDTH 5U
- #define LPDDR4__TCSCKEH_F0__REG DENALI_CTL_83
- #define LPDDR4__TCSCKEH_F0__FLD LPDDR4__DENALI_CTL_83__TCSCKEH_F0
- #define LPDDR4__DENALI_CTL_83__TCMDCKE_F0_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_83__TCMDCKE_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_83__TCMDCKE_F0_WIDTH 5U
- #define LPDDR4__TCMDCKE_F0__REG DENALI_CTL_83
- #define LPDDR4__TCMDCKE_F0__FLD LPDDR4__DENALI_CTL_83__TCMDCKE_F0
- #define LPDDR4__DENALI_CTL_84_READ_MASK 0xFF1F1F1FU
- #define LPDDR4__DENALI_CTL_84_WRITE_MASK 0xFF1F1F1FU
- #define LPDDR4__DENALI_CTL_84__TCKELCMD_F1_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_84__TCKELCMD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_84__TCKELCMD_F1_WIDTH 5U
- #define LPDDR4__TCKELCMD_F1__REG DENALI_CTL_84
- #define LPDDR4__TCKELCMD_F1__FLD LPDDR4__DENALI_CTL_84__TCKELCMD_F1
- #define LPDDR4__DENALI_CTL_84__TCKEHCMD_F1_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_84__TCKEHCMD_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_84__TCKEHCMD_F1_WIDTH 5U
- #define LPDDR4__TCKEHCMD_F1__REG DENALI_CTL_84
- #define LPDDR4__TCKEHCMD_F1__FLD LPDDR4__DENALI_CTL_84__TCKEHCMD_F1
- #define LPDDR4__DENALI_CTL_84__TCKCKEL_F1_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_84__TCKCKEL_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_84__TCKCKEL_F1_WIDTH 5U
- #define LPDDR4__TCKCKEL_F1__REG DENALI_CTL_84
- #define LPDDR4__TCKCKEL_F1__FLD LPDDR4__DENALI_CTL_84__TCKCKEL_F1
- #define LPDDR4__DENALI_CTL_84__TSR_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_84__TSR_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_84__TSR_F1_WIDTH 8U
- #define LPDDR4__TSR_F1__REG DENALI_CTL_84
- #define LPDDR4__TSR_F1__FLD LPDDR4__DENALI_CTL_84__TSR_F1
- #define LPDDR4__DENALI_CTL_85_READ_MASK 0x1F1F1F07U
- #define LPDDR4__DENALI_CTL_85_WRITE_MASK 0x1F1F1F07U
- #define LPDDR4__DENALI_CTL_85__TESCKE_F1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_85__TESCKE_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_85__TESCKE_F1_WIDTH 3U
- #define LPDDR4__TESCKE_F1__REG DENALI_CTL_85
- #define LPDDR4__TESCKE_F1__FLD LPDDR4__DENALI_CTL_85__TESCKE_F1
- #define LPDDR4__DENALI_CTL_85__TCKELPD_F1_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_85__TCKELPD_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_85__TCKELPD_F1_WIDTH 5U
- #define LPDDR4__TCKELPD_F1__REG DENALI_CTL_85
- #define LPDDR4__TCKELPD_F1__FLD LPDDR4__DENALI_CTL_85__TCKELPD_F1
- #define LPDDR4__DENALI_CTL_85__TCSCKEH_F1_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_85__TCSCKEH_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_85__TCSCKEH_F1_WIDTH 5U
- #define LPDDR4__TCSCKEH_F1__REG DENALI_CTL_85
- #define LPDDR4__TCSCKEH_F1__FLD LPDDR4__DENALI_CTL_85__TCSCKEH_F1
- #define LPDDR4__DENALI_CTL_85__TCMDCKE_F1_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_85__TCMDCKE_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_85__TCMDCKE_F1_WIDTH 5U
- #define LPDDR4__TCMDCKE_F1__REG DENALI_CTL_85
- #define LPDDR4__TCMDCKE_F1__FLD LPDDR4__DENALI_CTL_85__TCMDCKE_F1
- #define LPDDR4__DENALI_CTL_86_READ_MASK 0xFF1F1F1FU
- #define LPDDR4__DENALI_CTL_86_WRITE_MASK 0xFF1F1F1FU
- #define LPDDR4__DENALI_CTL_86__TCKELCMD_F2_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_86__TCKELCMD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_86__TCKELCMD_F2_WIDTH 5U
- #define LPDDR4__TCKELCMD_F2__REG DENALI_CTL_86
- #define LPDDR4__TCKELCMD_F2__FLD LPDDR4__DENALI_CTL_86__TCKELCMD_F2
- #define LPDDR4__DENALI_CTL_86__TCKEHCMD_F2_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_86__TCKEHCMD_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_86__TCKEHCMD_F2_WIDTH 5U
- #define LPDDR4__TCKEHCMD_F2__REG DENALI_CTL_86
- #define LPDDR4__TCKEHCMD_F2__FLD LPDDR4__DENALI_CTL_86__TCKEHCMD_F2
- #define LPDDR4__DENALI_CTL_86__TCKCKEL_F2_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_86__TCKCKEL_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_86__TCKCKEL_F2_WIDTH 5U
- #define LPDDR4__TCKCKEL_F2__REG DENALI_CTL_86
- #define LPDDR4__TCKCKEL_F2__FLD LPDDR4__DENALI_CTL_86__TCKCKEL_F2
- #define LPDDR4__DENALI_CTL_86__TSR_F2_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_86__TSR_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_86__TSR_F2_WIDTH 8U
- #define LPDDR4__TSR_F2__REG DENALI_CTL_86
- #define LPDDR4__TSR_F2__FLD LPDDR4__DENALI_CTL_86__TSR_F2
- #define LPDDR4__DENALI_CTL_87_READ_MASK 0x1F1F1F07U
- #define LPDDR4__DENALI_CTL_87_WRITE_MASK 0x1F1F1F07U
- #define LPDDR4__DENALI_CTL_87__TESCKE_F2_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_87__TESCKE_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_87__TESCKE_F2_WIDTH 3U
- #define LPDDR4__TESCKE_F2__REG DENALI_CTL_87
- #define LPDDR4__TESCKE_F2__FLD LPDDR4__DENALI_CTL_87__TESCKE_F2
- #define LPDDR4__DENALI_CTL_87__TCKELPD_F2_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_87__TCKELPD_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_87__TCKELPD_F2_WIDTH 5U
- #define LPDDR4__TCKELPD_F2__REG DENALI_CTL_87
- #define LPDDR4__TCKELPD_F2__FLD LPDDR4__DENALI_CTL_87__TCKELPD_F2
- #define LPDDR4__DENALI_CTL_87__TCSCKEH_F2_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_87__TCSCKEH_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_87__TCSCKEH_F2_WIDTH 5U
- #define LPDDR4__TCSCKEH_F2__REG DENALI_CTL_87
- #define LPDDR4__TCSCKEH_F2__FLD LPDDR4__DENALI_CTL_87__TCSCKEH_F2
- #define LPDDR4__DENALI_CTL_87__TCMDCKE_F2_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_87__TCMDCKE_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_87__TCMDCKE_F2_WIDTH 5U
- #define LPDDR4__TCMDCKE_F2__REG DENALI_CTL_87
- #define LPDDR4__TCMDCKE_F2__FLD LPDDR4__DENALI_CTL_87__TCMDCKE_F2
- #define LPDDR4__DENALI_CTL_88_READ_MASK 0x07010101U
- #define LPDDR4__DENALI_CTL_88_WRITE_MASK 0x07010101U
- #define LPDDR4__DENALI_CTL_88__PWRUP_SREFRESH_EXIT_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_88__PWRUP_SREFRESH_EXIT_SHIFT 0U
- #define LPDDR4__DENALI_CTL_88__PWRUP_SREFRESH_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_88__PWRUP_SREFRESH_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_88__PWRUP_SREFRESH_EXIT_WOSET 0U
- #define LPDDR4__PWRUP_SREFRESH_EXIT__REG DENALI_CTL_88
- #define LPDDR4__PWRUP_SREFRESH_EXIT__FLD LPDDR4__DENALI_CTL_88__PWRUP_SREFRESH_EXIT
- #define LPDDR4__DENALI_CTL_88__MC_RESERVED10_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_88__MC_RESERVED10_SHIFT 8U
- #define LPDDR4__DENALI_CTL_88__MC_RESERVED10_WIDTH 1U
- #define LPDDR4__DENALI_CTL_88__MC_RESERVED10_WOCLR 0U
- #define LPDDR4__DENALI_CTL_88__MC_RESERVED10_WOSET 0U
- #define LPDDR4__MC_RESERVED10__REG DENALI_CTL_88
- #define LPDDR4__MC_RESERVED10__FLD LPDDR4__DENALI_CTL_88__MC_RESERVED10
- #define LPDDR4__DENALI_CTL_88__ENABLE_QUICK_SREFRESH_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_88__ENABLE_QUICK_SREFRESH_SHIFT 16U
- #define LPDDR4__DENALI_CTL_88__ENABLE_QUICK_SREFRESH_WIDTH 1U
- #define LPDDR4__DENALI_CTL_88__ENABLE_QUICK_SREFRESH_WOCLR 0U
- #define LPDDR4__DENALI_CTL_88__ENABLE_QUICK_SREFRESH_WOSET 0U
- #define LPDDR4__ENABLE_QUICK_SREFRESH__REG DENALI_CTL_88
- #define LPDDR4__ENABLE_QUICK_SREFRESH__FLD LPDDR4__DENALI_CTL_88__ENABLE_QUICK_SREFRESH
- #define LPDDR4__DENALI_CTL_88__CKE_DELAY_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_88__CKE_DELAY_SHIFT 24U
- #define LPDDR4__DENALI_CTL_88__CKE_DELAY_WIDTH 3U
- #define LPDDR4__CKE_DELAY__REG DENALI_CTL_88
- #define LPDDR4__CKE_DELAY__FLD LPDDR4__DENALI_CTL_88__CKE_DELAY
- #define LPDDR4__DENALI_CTL_89_READ_MASK 0x01010300U
- #define LPDDR4__DENALI_CTL_89_WRITE_MASK 0x01010300U
- #define LPDDR4__DENALI_CTL_89__MC_RESERVED11_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_89__MC_RESERVED11_SHIFT 0U
- #define LPDDR4__DENALI_CTL_89__MC_RESERVED11_WIDTH 5U
- #define LPDDR4__MC_RESERVED11__REG DENALI_CTL_89
- #define LPDDR4__MC_RESERVED11__FLD LPDDR4__DENALI_CTL_89__MC_RESERVED11
- #define LPDDR4__DENALI_CTL_89__DFS_STATUS_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_89__DFS_STATUS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_89__DFS_STATUS_WIDTH 2U
- #define LPDDR4__DFS_STATUS__REG DENALI_CTL_89
- #define LPDDR4__DFS_STATUS__FLD LPDDR4__DENALI_CTL_89__DFS_STATUS
- #define LPDDR4__DENALI_CTL_89__DFS_ZQ_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_89__DFS_ZQ_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_89__DFS_ZQ_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_89__DFS_ZQ_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_89__DFS_ZQ_EN_WOSET 0U
- #define LPDDR4__DFS_ZQ_EN__REG DENALI_CTL_89
- #define LPDDR4__DFS_ZQ_EN__FLD LPDDR4__DENALI_CTL_89__DFS_ZQ_EN
- #define LPDDR4__DENALI_CTL_89__DFS_CALVL_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_89__DFS_CALVL_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_89__DFS_CALVL_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_89__DFS_CALVL_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_89__DFS_CALVL_EN_WOSET 0U
- #define LPDDR4__DFS_CALVL_EN__REG DENALI_CTL_89
- #define LPDDR4__DFS_CALVL_EN__FLD LPDDR4__DENALI_CTL_89__DFS_CALVL_EN
- #define LPDDR4__DENALI_CTL_90_READ_MASK 0x00010101U
- #define LPDDR4__DENALI_CTL_90_WRITE_MASK 0x00010101U
- #define LPDDR4__DENALI_CTL_90__DFS_WRLVL_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_90__DFS_WRLVL_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_90__DFS_WRLVL_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_90__DFS_WRLVL_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_90__DFS_WRLVL_EN_WOSET 0U
- #define LPDDR4__DFS_WRLVL_EN__REG DENALI_CTL_90
- #define LPDDR4__DFS_WRLVL_EN__FLD LPDDR4__DENALI_CTL_90__DFS_WRLVL_EN
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_EN_WOSET 0U
- #define LPDDR4__DFS_RDLVL_EN__REG DENALI_CTL_90
- #define LPDDR4__DFS_RDLVL_EN__FLD LPDDR4__DENALI_CTL_90__DFS_RDLVL_EN
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_GATE_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_GATE_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_GATE_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_GATE_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_90__DFS_RDLVL_GATE_EN_WOSET 0U
- #define LPDDR4__DFS_RDLVL_GATE_EN__REG DENALI_CTL_90
- #define LPDDR4__DFS_RDLVL_GATE_EN__FLD LPDDR4__DENALI_CTL_90__DFS_RDLVL_GATE_EN
- #define LPDDR4__DENALI_CTL_91_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_91_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_91__DFS_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_91__DFS_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_91__DFS_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__DFS_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_91
- #define LPDDR4__DFS_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_91__DFS_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_91__DFS_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_91__DFS_PROMOTE_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_91__DFS_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__DFS_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_91
- #define LPDDR4__DFS_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_91__DFS_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_92_READ_MASK 0x0707FFFFU
- #define LPDDR4__DENALI_CTL_92_WRITE_MASK 0x0707FFFFU
- #define LPDDR4__DENALI_CTL_92__DFS_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_92__DFS_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_92__DFS_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__DFS_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_92
- #define LPDDR4__DFS_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_92__DFS_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_92__ZQ_STATUS_LOG_MASK 0x00070000U
- #define LPDDR4__DENALI_CTL_92__ZQ_STATUS_LOG_SHIFT 16U
- #define LPDDR4__DENALI_CTL_92__ZQ_STATUS_LOG_WIDTH 3U
- #define LPDDR4__ZQ_STATUS_LOG__REG DENALI_CTL_92
- #define LPDDR4__ZQ_STATUS_LOG__FLD LPDDR4__DENALI_CTL_92__ZQ_STATUS_LOG
- #define LPDDR4__DENALI_CTL_92__MC_RESERVED12_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_92__MC_RESERVED12_SHIFT 24U
- #define LPDDR4__DENALI_CTL_92__MC_RESERVED12_WIDTH 3U
- #define LPDDR4__MC_RESERVED12__REG DENALI_CTL_92
- #define LPDDR4__MC_RESERVED12__FLD LPDDR4__DENALI_CTL_92__MC_RESERVED12
- #define LPDDR4__DENALI_CTL_93_READ_MASK 0xFFFFFF07U
- #define LPDDR4__DENALI_CTL_93_WRITE_MASK 0xFFFFFF07U
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED13_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED13_SHIFT 0U
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED13_WIDTH 3U
- #define LPDDR4__MC_RESERVED13__REG DENALI_CTL_93
- #define LPDDR4__MC_RESERVED13__FLD LPDDR4__DENALI_CTL_93__MC_RESERVED13
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED14_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED14_SHIFT 8U
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED14_WIDTH 8U
- #define LPDDR4__MC_RESERVED14__REG DENALI_CTL_93
- #define LPDDR4__MC_RESERVED14__FLD LPDDR4__DENALI_CTL_93__MC_RESERVED14
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED15_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED15_SHIFT 16U
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED15_WIDTH 8U
- #define LPDDR4__MC_RESERVED15__REG DENALI_CTL_93
- #define LPDDR4__MC_RESERVED15__FLD LPDDR4__DENALI_CTL_93__MC_RESERVED15
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED16_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED16_SHIFT 24U
- #define LPDDR4__DENALI_CTL_93__MC_RESERVED16_WIDTH 8U
- #define LPDDR4__MC_RESERVED16__REG DENALI_CTL_93
- #define LPDDR4__MC_RESERVED16__FLD LPDDR4__DENALI_CTL_93__MC_RESERVED16
- #define LPDDR4__DENALI_CTL_94_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_94_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_94__UPD_CTRLUPD_NORM_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_94__UPD_CTRLUPD_NORM_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_94__UPD_CTRLUPD_NORM_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F0__REG DENALI_CTL_94
- #define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_94__UPD_CTRLUPD_NORM_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_94__UPD_CTRLUPD_HIGH_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_94__UPD_CTRLUPD_HIGH_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_94__UPD_CTRLUPD_HIGH_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F0__REG DENALI_CTL_94
- #define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_94__UPD_CTRLUPD_HIGH_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_95_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_95_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_95__UPD_CTRLUPD_TIMEOUT_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_95__UPD_CTRLUPD_TIMEOUT_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_95__UPD_CTRLUPD_TIMEOUT_F0_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_TIMEOUT_F0__REG DENALI_CTL_95
- #define LPDDR4__UPD_CTRLUPD_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_95__UPD_CTRLUPD_TIMEOUT_F0
- #define LPDDR4__DENALI_CTL_95__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_95__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_95__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_95
- #define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_95__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_96_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_96_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_96__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_96__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_96__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_96
- #define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_96__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_96__UPD_CTRLUPD_NORM_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_96__UPD_CTRLUPD_NORM_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_96__UPD_CTRLUPD_NORM_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F1__REG DENALI_CTL_96
- #define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_96__UPD_CTRLUPD_NORM_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_97_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_97_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_97__UPD_CTRLUPD_HIGH_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_97__UPD_CTRLUPD_HIGH_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_97__UPD_CTRLUPD_HIGH_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F1__REG DENALI_CTL_97
- #define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_97__UPD_CTRLUPD_HIGH_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_97__UPD_CTRLUPD_TIMEOUT_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_97__UPD_CTRLUPD_TIMEOUT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_97__UPD_CTRLUPD_TIMEOUT_F1_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_TIMEOUT_F1__REG DENALI_CTL_97
- #define LPDDR4__UPD_CTRLUPD_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_97__UPD_CTRLUPD_TIMEOUT_F1
- #define LPDDR4__DENALI_CTL_98_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_98_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_98__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_98__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_98__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_98
- #define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_98__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_98__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_98__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_98__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_98
- #define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_98__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_99_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_99_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_99__UPD_CTRLUPD_NORM_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_99__UPD_CTRLUPD_NORM_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_99__UPD_CTRLUPD_NORM_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F2__REG DENALI_CTL_99
- #define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_99__UPD_CTRLUPD_NORM_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_99__UPD_CTRLUPD_HIGH_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_99__UPD_CTRLUPD_HIGH_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_99__UPD_CTRLUPD_HIGH_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F2__REG DENALI_CTL_99
- #define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_99__UPD_CTRLUPD_HIGH_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_100_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_100_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_100__UPD_CTRLUPD_TIMEOUT_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_100__UPD_CTRLUPD_TIMEOUT_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_100__UPD_CTRLUPD_TIMEOUT_F2_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_TIMEOUT_F2__REG DENALI_CTL_100
- #define LPDDR4__UPD_CTRLUPD_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_100__UPD_CTRLUPD_TIMEOUT_F2
- #define LPDDR4__DENALI_CTL_100__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_100__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_100__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_100
- #define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_100__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_101_READ_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_101_WRITE_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_101__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_101__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_101__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_101
- #define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_101__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_102_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_102_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_102__TDFI_PHYMSTR_MAX_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_102__TDFI_PHYMSTR_MAX_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_102__TDFI_PHYMSTR_MAX_F0_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_F0__REG DENALI_CTL_102
- #define LPDDR4__TDFI_PHYMSTR_MAX_F0__FLD LPDDR4__DENALI_CTL_102__TDFI_PHYMSTR_MAX_F0
- #define LPDDR4__DENALI_CTL_103_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_103_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_103__TDFI_PHYMSTR_MAX_TYPE0_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_103__TDFI_PHYMSTR_MAX_TYPE0_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_103__TDFI_PHYMSTR_MAX_TYPE0_F0_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F0__REG DENALI_CTL_103
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F0__FLD LPDDR4__DENALI_CTL_103__TDFI_PHYMSTR_MAX_TYPE0_F0
- #define LPDDR4__DENALI_CTL_104_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_104_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_104__TDFI_PHYMSTR_MAX_TYPE1_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_104__TDFI_PHYMSTR_MAX_TYPE1_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_104__TDFI_PHYMSTR_MAX_TYPE1_F0_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F0__REG DENALI_CTL_104
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F0__FLD LPDDR4__DENALI_CTL_104__TDFI_PHYMSTR_MAX_TYPE1_F0
- #define LPDDR4__DENALI_CTL_105_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_105_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_105__TDFI_PHYMSTR_MAX_TYPE2_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_105__TDFI_PHYMSTR_MAX_TYPE2_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_105__TDFI_PHYMSTR_MAX_TYPE2_F0_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F0__REG DENALI_CTL_105
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F0__FLD LPDDR4__DENALI_CTL_105__TDFI_PHYMSTR_MAX_TYPE2_F0
- #define LPDDR4__DENALI_CTL_106_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_106_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_106__TDFI_PHYMSTR_MAX_TYPE3_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_106__TDFI_PHYMSTR_MAX_TYPE3_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_106__TDFI_PHYMSTR_MAX_TYPE3_F0_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F0__REG DENALI_CTL_106
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F0__FLD LPDDR4__DENALI_CTL_106__TDFI_PHYMSTR_MAX_TYPE3_F0
- #define LPDDR4__DENALI_CTL_107_READ_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_107_WRITE_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_107__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_107__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_107__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_107
- #define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_107__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_108_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_108_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_108__TDFI_PHYMSTR_RESP_F0_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_108__TDFI_PHYMSTR_RESP_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_108__TDFI_PHYMSTR_RESP_F0_WIDTH 20U
- #define LPDDR4__TDFI_PHYMSTR_RESP_F0__REG DENALI_CTL_108
- #define LPDDR4__TDFI_PHYMSTR_RESP_F0__FLD LPDDR4__DENALI_CTL_108__TDFI_PHYMSTR_RESP_F0
- #define LPDDR4__DENALI_CTL_109_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_109_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_109__TDFI_PHYMSTR_MAX_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_109__TDFI_PHYMSTR_MAX_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_109__TDFI_PHYMSTR_MAX_F1_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_F1__REG DENALI_CTL_109
- #define LPDDR4__TDFI_PHYMSTR_MAX_F1__FLD LPDDR4__DENALI_CTL_109__TDFI_PHYMSTR_MAX_F1
- #define LPDDR4__DENALI_CTL_110_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_110_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_110__TDFI_PHYMSTR_MAX_TYPE0_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_110__TDFI_PHYMSTR_MAX_TYPE0_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_110__TDFI_PHYMSTR_MAX_TYPE0_F1_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F1__REG DENALI_CTL_110
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F1__FLD LPDDR4__DENALI_CTL_110__TDFI_PHYMSTR_MAX_TYPE0_F1
- #define LPDDR4__DENALI_CTL_111_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_111_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_111__TDFI_PHYMSTR_MAX_TYPE1_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_111__TDFI_PHYMSTR_MAX_TYPE1_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_111__TDFI_PHYMSTR_MAX_TYPE1_F1_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F1__REG DENALI_CTL_111
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F1__FLD LPDDR4__DENALI_CTL_111__TDFI_PHYMSTR_MAX_TYPE1_F1
- #define LPDDR4__DENALI_CTL_112_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_112_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_112__TDFI_PHYMSTR_MAX_TYPE2_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_112__TDFI_PHYMSTR_MAX_TYPE2_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_112__TDFI_PHYMSTR_MAX_TYPE2_F1_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F1__REG DENALI_CTL_112
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F1__FLD LPDDR4__DENALI_CTL_112__TDFI_PHYMSTR_MAX_TYPE2_F1
- #define LPDDR4__DENALI_CTL_113_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_113_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_113__TDFI_PHYMSTR_MAX_TYPE3_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_113__TDFI_PHYMSTR_MAX_TYPE3_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_113__TDFI_PHYMSTR_MAX_TYPE3_F1_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F1__REG DENALI_CTL_113
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F1__FLD LPDDR4__DENALI_CTL_113__TDFI_PHYMSTR_MAX_TYPE3_F1
- #define LPDDR4__DENALI_CTL_114_READ_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_114_WRITE_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_114__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_114__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_114__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_114
- #define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_114__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_115_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_115_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_115__TDFI_PHYMSTR_RESP_F1_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_115__TDFI_PHYMSTR_RESP_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_115__TDFI_PHYMSTR_RESP_F1_WIDTH 20U
- #define LPDDR4__TDFI_PHYMSTR_RESP_F1__REG DENALI_CTL_115
- #define LPDDR4__TDFI_PHYMSTR_RESP_F1__FLD LPDDR4__DENALI_CTL_115__TDFI_PHYMSTR_RESP_F1
- #define LPDDR4__DENALI_CTL_116_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_116_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_116__TDFI_PHYMSTR_MAX_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_116__TDFI_PHYMSTR_MAX_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_116__TDFI_PHYMSTR_MAX_F2_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_F2__REG DENALI_CTL_116
- #define LPDDR4__TDFI_PHYMSTR_MAX_F2__FLD LPDDR4__DENALI_CTL_116__TDFI_PHYMSTR_MAX_F2
- #define LPDDR4__DENALI_CTL_117_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_117_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_117__TDFI_PHYMSTR_MAX_TYPE0_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_117__TDFI_PHYMSTR_MAX_TYPE0_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_117__TDFI_PHYMSTR_MAX_TYPE0_F2_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F2__REG DENALI_CTL_117
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F2__FLD LPDDR4__DENALI_CTL_117__TDFI_PHYMSTR_MAX_TYPE0_F2
- #define LPDDR4__DENALI_CTL_118_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_118_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_118__TDFI_PHYMSTR_MAX_TYPE1_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_118__TDFI_PHYMSTR_MAX_TYPE1_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_118__TDFI_PHYMSTR_MAX_TYPE1_F2_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F2__REG DENALI_CTL_118
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F2__FLD LPDDR4__DENALI_CTL_118__TDFI_PHYMSTR_MAX_TYPE1_F2
- #define LPDDR4__DENALI_CTL_119_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_119_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_119__TDFI_PHYMSTR_MAX_TYPE2_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_119__TDFI_PHYMSTR_MAX_TYPE2_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_119__TDFI_PHYMSTR_MAX_TYPE2_F2_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F2__REG DENALI_CTL_119
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F2__FLD LPDDR4__DENALI_CTL_119__TDFI_PHYMSTR_MAX_TYPE2_F2
- #define LPDDR4__DENALI_CTL_120_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_120_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_120__TDFI_PHYMSTR_MAX_TYPE3_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_120__TDFI_PHYMSTR_MAX_TYPE3_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_120__TDFI_PHYMSTR_MAX_TYPE3_F2_WIDTH 32U
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F2__REG DENALI_CTL_120
- #define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F2__FLD LPDDR4__DENALI_CTL_120__TDFI_PHYMSTR_MAX_TYPE3_F2
- #define LPDDR4__DENALI_CTL_121_READ_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_121_WRITE_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_121__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_121__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_121__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_121
- #define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_121__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_122_READ_MASK 0x010FFFFFU
- #define LPDDR4__DENALI_CTL_122_WRITE_MASK 0x010FFFFFU
- #define LPDDR4__DENALI_CTL_122__TDFI_PHYMSTR_RESP_F2_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_122__TDFI_PHYMSTR_RESP_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_122__TDFI_PHYMSTR_RESP_F2_WIDTH 20U
- #define LPDDR4__TDFI_PHYMSTR_RESP_F2__REG DENALI_CTL_122
- #define LPDDR4__TDFI_PHYMSTR_RESP_F2__FLD LPDDR4__DENALI_CTL_122__TDFI_PHYMSTR_RESP_F2
- #define LPDDR4__DENALI_CTL_122__PHYMSTR_NO_AREF_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_122__PHYMSTR_NO_AREF_SHIFT 24U
- #define LPDDR4__DENALI_CTL_122__PHYMSTR_NO_AREF_WIDTH 1U
- #define LPDDR4__DENALI_CTL_122__PHYMSTR_NO_AREF_WOCLR 0U
- #define LPDDR4__DENALI_CTL_122__PHYMSTR_NO_AREF_WOSET 0U
- #define LPDDR4__PHYMSTR_NO_AREF__REG DENALI_CTL_122
- #define LPDDR4__PHYMSTR_NO_AREF__FLD LPDDR4__DENALI_CTL_122__PHYMSTR_NO_AREF
- #define LPDDR4__DENALI_CTL_123_READ_MASK 0x00010103U
- #define LPDDR4__DENALI_CTL_123_WRITE_MASK 0x00010103U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_ERROR_STATUS_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_ERROR_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_ERROR_STATUS_WIDTH 2U
- #define LPDDR4__PHYMSTR_ERROR_STATUS__REG DENALI_CTL_123
- #define LPDDR4__PHYMSTR_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_123__PHYMSTR_ERROR_STATUS
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_DFI_VERSION_4P0V1_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_DFI_VERSION_4P0V1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_DFI_VERSION_4P0V1_WIDTH 1U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_DFI_VERSION_4P0V1_WOCLR 0U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_DFI_VERSION_4P0V1_WOSET 0U
- #define LPDDR4__PHYMSTR_DFI_VERSION_4P0V1__REG DENALI_CTL_123
- #define LPDDR4__PHYMSTR_DFI_VERSION_4P0V1__FLD LPDDR4__DENALI_CTL_123__PHYMSTR_DFI_VERSION_4P0V1
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_123__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_WOSET 0U
- #define LPDDR4__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE__REG DENALI_CTL_123
- #define LPDDR4__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE__FLD LPDDR4__DENALI_CTL_123__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE
- #define LPDDR4__DENALI_CTL_124_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_124_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_124__MRR_TEMPCHK_NORM_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_124__MRR_TEMPCHK_NORM_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_124__MRR_TEMPCHK_NORM_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F0__REG DENALI_CTL_124
- #define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_124__MRR_TEMPCHK_NORM_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_124__MRR_TEMPCHK_HIGH_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_124__MRR_TEMPCHK_HIGH_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_124__MRR_TEMPCHK_HIGH_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F0__REG DENALI_CTL_124
- #define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_124__MRR_TEMPCHK_HIGH_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_125_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_125_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_125__MRR_TEMPCHK_TIMEOUT_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_125__MRR_TEMPCHK_TIMEOUT_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_125__MRR_TEMPCHK_TIMEOUT_F0_WIDTH 16U
- #define LPDDR4__MRR_TEMPCHK_TIMEOUT_F0__REG DENALI_CTL_125
- #define LPDDR4__MRR_TEMPCHK_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_125__MRR_TEMPCHK_TIMEOUT_F0
- #define LPDDR4__DENALI_CTL_125__MRR_TEMPCHK_NORM_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_125__MRR_TEMPCHK_NORM_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_125__MRR_TEMPCHK_NORM_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F1__REG DENALI_CTL_125
- #define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_125__MRR_TEMPCHK_NORM_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_126_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_126_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_126__MRR_TEMPCHK_HIGH_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_126__MRR_TEMPCHK_HIGH_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_126__MRR_TEMPCHK_HIGH_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F1__REG DENALI_CTL_126
- #define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_126__MRR_TEMPCHK_HIGH_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_126__MRR_TEMPCHK_TIMEOUT_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_126__MRR_TEMPCHK_TIMEOUT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_126__MRR_TEMPCHK_TIMEOUT_F1_WIDTH 16U
- #define LPDDR4__MRR_TEMPCHK_TIMEOUT_F1__REG DENALI_CTL_126
- #define LPDDR4__MRR_TEMPCHK_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_126__MRR_TEMPCHK_TIMEOUT_F1
- #define LPDDR4__DENALI_CTL_127_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_127_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_127__MRR_TEMPCHK_NORM_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_127__MRR_TEMPCHK_NORM_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_127__MRR_TEMPCHK_NORM_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F2__REG DENALI_CTL_127
- #define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_127__MRR_TEMPCHK_NORM_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_127__MRR_TEMPCHK_HIGH_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_127__MRR_TEMPCHK_HIGH_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_127__MRR_TEMPCHK_HIGH_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F2__REG DENALI_CTL_127
- #define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_127__MRR_TEMPCHK_HIGH_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_128_READ_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_CTL_128_WRITE_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_CTL_128__MRR_TEMPCHK_TIMEOUT_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_128__MRR_TEMPCHK_TIMEOUT_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_128__MRR_TEMPCHK_TIMEOUT_F2_WIDTH 16U
- #define LPDDR4__MRR_TEMPCHK_TIMEOUT_F2__REG DENALI_CTL_128
- #define LPDDR4__MRR_TEMPCHK_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_128__MRR_TEMPCHK_TIMEOUT_F2
- #define LPDDR4__DENALI_CTL_128__PPR_CONTROL_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_128__PPR_CONTROL_SHIFT 16U
- #define LPDDR4__DENALI_CTL_128__PPR_CONTROL_WIDTH 1U
- #define LPDDR4__DENALI_CTL_128__PPR_CONTROL_WOCLR 0U
- #define LPDDR4__DENALI_CTL_128__PPR_CONTROL_WOSET 0U
- #define LPDDR4__PPR_CONTROL__REG DENALI_CTL_128
- #define LPDDR4__PPR_CONTROL__FLD LPDDR4__DENALI_CTL_128__PPR_CONTROL
- #define LPDDR4__DENALI_CTL_128__PPR_COMMAND_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_128__PPR_COMMAND_SHIFT 24U
- #define LPDDR4__DENALI_CTL_128__PPR_COMMAND_WIDTH 3U
- #define LPDDR4__PPR_COMMAND__REG DENALI_CTL_128
- #define LPDDR4__PPR_COMMAND__FLD LPDDR4__DENALI_CTL_128__PPR_COMMAND
- #define LPDDR4__DENALI_CTL_129_READ_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_CTL_129_WRITE_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_CTL_129__PPR_COMMAND_MRW_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_129__PPR_COMMAND_MRW_SHIFT 0U
- #define LPDDR4__DENALI_CTL_129__PPR_COMMAND_MRW_WIDTH 8U
- #define LPDDR4__PPR_COMMAND_MRW__REG DENALI_CTL_129
- #define LPDDR4__PPR_COMMAND_MRW__FLD LPDDR4__DENALI_CTL_129__PPR_COMMAND_MRW
- #define LPDDR4__DENALI_CTL_129__PPR_ROW_ADDRESS_MASK 0x01FFFF00U
- #define LPDDR4__DENALI_CTL_129__PPR_ROW_ADDRESS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_129__PPR_ROW_ADDRESS_WIDTH 17U
- #define LPDDR4__PPR_ROW_ADDRESS__REG DENALI_CTL_129
- #define LPDDR4__PPR_ROW_ADDRESS__FLD LPDDR4__DENALI_CTL_129__PPR_ROW_ADDRESS
- #define LPDDR4__DENALI_CTL_130_READ_MASK 0x01030107U
- #define LPDDR4__DENALI_CTL_130_WRITE_MASK 0x01030107U
- #define LPDDR4__DENALI_CTL_130__PPR_BANK_ADDRESS_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_130__PPR_BANK_ADDRESS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_130__PPR_BANK_ADDRESS_WIDTH 3U
- #define LPDDR4__PPR_BANK_ADDRESS__REG DENALI_CTL_130
- #define LPDDR4__PPR_BANK_ADDRESS__FLD LPDDR4__DENALI_CTL_130__PPR_BANK_ADDRESS
- #define LPDDR4__DENALI_CTL_130__PPR_CS_ADDRESS_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_130__PPR_CS_ADDRESS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_130__PPR_CS_ADDRESS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_130__PPR_CS_ADDRESS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_130__PPR_CS_ADDRESS_WOSET 0U
- #define LPDDR4__PPR_CS_ADDRESS__REG DENALI_CTL_130
- #define LPDDR4__PPR_CS_ADDRESS__FLD LPDDR4__DENALI_CTL_130__PPR_CS_ADDRESS
- #define LPDDR4__DENALI_CTL_130__PPR_STATUS_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_130__PPR_STATUS_SHIFT 16U
- #define LPDDR4__DENALI_CTL_130__PPR_STATUS_WIDTH 2U
- #define LPDDR4__PPR_STATUS__REG DENALI_CTL_130
- #define LPDDR4__PPR_STATUS__FLD LPDDR4__DENALI_CTL_130__PPR_STATUS
- #define LPDDR4__DENALI_CTL_130__FM_OVRIDE_CONTROL_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_130__FM_OVRIDE_CONTROL_SHIFT 24U
- #define LPDDR4__DENALI_CTL_130__FM_OVRIDE_CONTROL_WIDTH 1U
- #define LPDDR4__DENALI_CTL_130__FM_OVRIDE_CONTROL_WOCLR 0U
- #define LPDDR4__DENALI_CTL_130__FM_OVRIDE_CONTROL_WOSET 0U
- #define LPDDR4__FM_OVRIDE_CONTROL__REG DENALI_CTL_130
- #define LPDDR4__FM_OVRIDE_CONTROL__FLD LPDDR4__DENALI_CTL_130__FM_OVRIDE_CONTROL
- #define LPDDR4__DENALI_CTL_131_READ_MASK 0xFFFFFF03U
- #define LPDDR4__DENALI_CTL_131_WRITE_MASK 0xFFFFFF03U
- #define LPDDR4__DENALI_CTL_131__LOWPOWER_REFRESH_ENABLE_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_131__LOWPOWER_REFRESH_ENABLE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_131__LOWPOWER_REFRESH_ENABLE_WIDTH 2U
- #define LPDDR4__LOWPOWER_REFRESH_ENABLE__REG DENALI_CTL_131
- #define LPDDR4__LOWPOWER_REFRESH_ENABLE__FLD LPDDR4__DENALI_CTL_131__LOWPOWER_REFRESH_ENABLE
- #define LPDDR4__DENALI_CTL_131__CKSRE_F0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_131__CKSRE_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_131__CKSRE_F0_WIDTH 8U
- #define LPDDR4__CKSRE_F0__REG DENALI_CTL_131
- #define LPDDR4__CKSRE_F0__FLD LPDDR4__DENALI_CTL_131__CKSRE_F0
- #define LPDDR4__DENALI_CTL_131__CKSRX_F0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_131__CKSRX_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_131__CKSRX_F0_WIDTH 8U
- #define LPDDR4__CKSRX_F0__REG DENALI_CTL_131
- #define LPDDR4__CKSRX_F0__FLD LPDDR4__DENALI_CTL_131__CKSRX_F0
- #define LPDDR4__DENALI_CTL_131__CKSRE_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_131__CKSRE_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_131__CKSRE_F1_WIDTH 8U
- #define LPDDR4__CKSRE_F1__REG DENALI_CTL_131
- #define LPDDR4__CKSRE_F1__FLD LPDDR4__DENALI_CTL_131__CKSRE_F1
- #define LPDDR4__DENALI_CTL_132_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_132_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_132__CKSRX_F1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_132__CKSRX_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_132__CKSRX_F1_WIDTH 8U
- #define LPDDR4__CKSRX_F1__REG DENALI_CTL_132
- #define LPDDR4__CKSRX_F1__FLD LPDDR4__DENALI_CTL_132__CKSRX_F1
- #define LPDDR4__DENALI_CTL_132__CKSRE_F2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_132__CKSRE_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_132__CKSRE_F2_WIDTH 8U
- #define LPDDR4__CKSRE_F2__REG DENALI_CTL_132
- #define LPDDR4__CKSRE_F2__FLD LPDDR4__DENALI_CTL_132__CKSRE_F2
- #define LPDDR4__DENALI_CTL_132__CKSRX_F2_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_132__CKSRX_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_132__CKSRX_F2_WIDTH 8U
- #define LPDDR4__CKSRX_F2__REG DENALI_CTL_132
- #define LPDDR4__CKSRX_F2__FLD LPDDR4__DENALI_CTL_132__CKSRX_F2
- #define LPDDR4__DENALI_CTL_132__LP_CMD_MASK 0x7F000000U
- #define LPDDR4__DENALI_CTL_132__LP_CMD_SHIFT 24U
- #define LPDDR4__DENALI_CTL_132__LP_CMD_WIDTH 7U
- #define LPDDR4__LP_CMD__REG DENALI_CTL_132
- #define LPDDR4__LP_CMD__FLD LPDDR4__DENALI_CTL_132__LP_CMD
- #define LPDDR4__DENALI_CTL_133_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_133_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_133__LPI_CTRL_IDLE_WAKEUP_F0_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_133__LPI_CTRL_IDLE_WAKEUP_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_133__LPI_CTRL_IDLE_WAKEUP_F0_WIDTH 4U
- #define LPDDR4__LPI_CTRL_IDLE_WAKEUP_F0__REG DENALI_CTL_133
- #define LPDDR4__LPI_CTRL_IDLE_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_133__LPI_CTRL_IDLE_WAKEUP_F0
- #define LPDDR4__DENALI_CTL_133__LPI_SR_SHORT_WAKEUP_F0_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_133__LPI_SR_SHORT_WAKEUP_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_133__LPI_SR_SHORT_WAKEUP_F0_WIDTH 4U
- #define LPDDR4__LPI_SR_SHORT_WAKEUP_F0__REG DENALI_CTL_133
- #define LPDDR4__LPI_SR_SHORT_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_133__LPI_SR_SHORT_WAKEUP_F0
- #define LPDDR4__DENALI_CTL_133__LPI_SR_LONG_WAKEUP_F0_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_133__LPI_SR_LONG_WAKEUP_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_133__LPI_SR_LONG_WAKEUP_F0_WIDTH 4U
- #define LPDDR4__LPI_SR_LONG_WAKEUP_F0__REG DENALI_CTL_133
- #define LPDDR4__LPI_SR_LONG_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_133__LPI_SR_LONG_WAKEUP_F0
- #define LPDDR4__DENALI_CTL_133__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_133__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_133__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0_WIDTH 4U
- #define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0__REG DENALI_CTL_133
- #define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_133__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0
- #define LPDDR4__DENALI_CTL_134_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_134_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_134__LPI_PD_WAKEUP_F0_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_134__LPI_PD_WAKEUP_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_134__LPI_PD_WAKEUP_F0_WIDTH 4U
- #define LPDDR4__LPI_PD_WAKEUP_F0__REG DENALI_CTL_134
- #define LPDDR4__LPI_PD_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_134__LPI_PD_WAKEUP_F0
- #define LPDDR4__DENALI_CTL_134__LPI_SRPD_SHORT_WAKEUP_F0_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_134__LPI_SRPD_SHORT_WAKEUP_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_134__LPI_SRPD_SHORT_WAKEUP_F0_WIDTH 4U
- #define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F0__REG DENALI_CTL_134
- #define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_134__LPI_SRPD_SHORT_WAKEUP_F0
- #define LPDDR4__DENALI_CTL_134__LPI_SRPD_LONG_WAKEUP_F0_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_134__LPI_SRPD_LONG_WAKEUP_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_134__LPI_SRPD_LONG_WAKEUP_F0_WIDTH 4U
- #define LPDDR4__LPI_SRPD_LONG_WAKEUP_F0__REG DENALI_CTL_134
- #define LPDDR4__LPI_SRPD_LONG_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_134__LPI_SRPD_LONG_WAKEUP_F0
- #define LPDDR4__DENALI_CTL_134__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_134__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_134__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0_WIDTH 4U
- #define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0__REG DENALI_CTL_134
- #define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_134__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0
- #define LPDDR4__DENALI_CTL_135_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_135_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_135__LPI_TIMER_WAKEUP_F0_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_135__LPI_TIMER_WAKEUP_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_135__LPI_TIMER_WAKEUP_F0_WIDTH 4U
- #define LPDDR4__LPI_TIMER_WAKEUP_F0__REG DENALI_CTL_135
- #define LPDDR4__LPI_TIMER_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_135__LPI_TIMER_WAKEUP_F0
- #define LPDDR4__DENALI_CTL_135__LPI_CTRL_IDLE_WAKEUP_F1_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_135__LPI_CTRL_IDLE_WAKEUP_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_135__LPI_CTRL_IDLE_WAKEUP_F1_WIDTH 4U
- #define LPDDR4__LPI_CTRL_IDLE_WAKEUP_F1__REG DENALI_CTL_135
- #define LPDDR4__LPI_CTRL_IDLE_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_135__LPI_CTRL_IDLE_WAKEUP_F1
- #define LPDDR4__DENALI_CTL_135__LPI_SR_SHORT_WAKEUP_F1_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_135__LPI_SR_SHORT_WAKEUP_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_135__LPI_SR_SHORT_WAKEUP_F1_WIDTH 4U
- #define LPDDR4__LPI_SR_SHORT_WAKEUP_F1__REG DENALI_CTL_135
- #define LPDDR4__LPI_SR_SHORT_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_135__LPI_SR_SHORT_WAKEUP_F1
- #define LPDDR4__DENALI_CTL_135__LPI_SR_LONG_WAKEUP_F1_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_135__LPI_SR_LONG_WAKEUP_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_135__LPI_SR_LONG_WAKEUP_F1_WIDTH 4U
- #define LPDDR4__LPI_SR_LONG_WAKEUP_F1__REG DENALI_CTL_135
- #define LPDDR4__LPI_SR_LONG_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_135__LPI_SR_LONG_WAKEUP_F1
- #define LPDDR4__DENALI_CTL_136_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_136_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_136__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_136__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_136__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1_WIDTH 4U
- #define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1__REG DENALI_CTL_136
- #define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_136__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1
- #define LPDDR4__DENALI_CTL_136__LPI_PD_WAKEUP_F1_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_136__LPI_PD_WAKEUP_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_136__LPI_PD_WAKEUP_F1_WIDTH 4U
- #define LPDDR4__LPI_PD_WAKEUP_F1__REG DENALI_CTL_136
- #define LPDDR4__LPI_PD_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_136__LPI_PD_WAKEUP_F1
- #define LPDDR4__DENALI_CTL_136__LPI_SRPD_SHORT_WAKEUP_F1_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_136__LPI_SRPD_SHORT_WAKEUP_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_136__LPI_SRPD_SHORT_WAKEUP_F1_WIDTH 4U
- #define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F1__REG DENALI_CTL_136
- #define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_136__LPI_SRPD_SHORT_WAKEUP_F1
- #define LPDDR4__DENALI_CTL_136__LPI_SRPD_LONG_WAKEUP_F1_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_136__LPI_SRPD_LONG_WAKEUP_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_136__LPI_SRPD_LONG_WAKEUP_F1_WIDTH 4U
- #define LPDDR4__LPI_SRPD_LONG_WAKEUP_F1__REG DENALI_CTL_136
- #define LPDDR4__LPI_SRPD_LONG_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_136__LPI_SRPD_LONG_WAKEUP_F1
- #define LPDDR4__DENALI_CTL_137_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_137_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_137__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_137__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_137__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1_WIDTH 4U
- #define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1__REG DENALI_CTL_137
- #define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_137__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1
- #define LPDDR4__DENALI_CTL_137__LPI_TIMER_WAKEUP_F1_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_137__LPI_TIMER_WAKEUP_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_137__LPI_TIMER_WAKEUP_F1_WIDTH 4U
- #define LPDDR4__LPI_TIMER_WAKEUP_F1__REG DENALI_CTL_137
- #define LPDDR4__LPI_TIMER_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_137__LPI_TIMER_WAKEUP_F1
- #define LPDDR4__DENALI_CTL_137__LPI_CTRL_IDLE_WAKEUP_F2_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_137__LPI_CTRL_IDLE_WAKEUP_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_137__LPI_CTRL_IDLE_WAKEUP_F2_WIDTH 4U
- #define LPDDR4__LPI_CTRL_IDLE_WAKEUP_F2__REG DENALI_CTL_137
- #define LPDDR4__LPI_CTRL_IDLE_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_137__LPI_CTRL_IDLE_WAKEUP_F2
- #define LPDDR4__DENALI_CTL_137__LPI_SR_SHORT_WAKEUP_F2_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_137__LPI_SR_SHORT_WAKEUP_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_137__LPI_SR_SHORT_WAKEUP_F2_WIDTH 4U
- #define LPDDR4__LPI_SR_SHORT_WAKEUP_F2__REG DENALI_CTL_137
- #define LPDDR4__LPI_SR_SHORT_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_137__LPI_SR_SHORT_WAKEUP_F2
- #define LPDDR4__DENALI_CTL_138_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_138_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_138__LPI_SR_LONG_WAKEUP_F2_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_138__LPI_SR_LONG_WAKEUP_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_138__LPI_SR_LONG_WAKEUP_F2_WIDTH 4U
- #define LPDDR4__LPI_SR_LONG_WAKEUP_F2__REG DENALI_CTL_138
- #define LPDDR4__LPI_SR_LONG_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_138__LPI_SR_LONG_WAKEUP_F2
- #define LPDDR4__DENALI_CTL_138__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_138__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_138__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2_WIDTH 4U
- #define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2__REG DENALI_CTL_138
- #define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_138__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2
- #define LPDDR4__DENALI_CTL_138__LPI_PD_WAKEUP_F2_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_138__LPI_PD_WAKEUP_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_138__LPI_PD_WAKEUP_F2_WIDTH 4U
- #define LPDDR4__LPI_PD_WAKEUP_F2__REG DENALI_CTL_138
- #define LPDDR4__LPI_PD_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_138__LPI_PD_WAKEUP_F2
- #define LPDDR4__DENALI_CTL_138__LPI_SRPD_SHORT_WAKEUP_F2_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_138__LPI_SRPD_SHORT_WAKEUP_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_138__LPI_SRPD_SHORT_WAKEUP_F2_WIDTH 4U
- #define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F2__REG DENALI_CTL_138
- #define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_138__LPI_SRPD_SHORT_WAKEUP_F2
- #define LPDDR4__DENALI_CTL_139_READ_MASK 0x3F0F0F0FU
- #define LPDDR4__DENALI_CTL_139_WRITE_MASK 0x3F0F0F0FU
- #define LPDDR4__DENALI_CTL_139__LPI_SRPD_LONG_WAKEUP_F2_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_139__LPI_SRPD_LONG_WAKEUP_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_139__LPI_SRPD_LONG_WAKEUP_F2_WIDTH 4U
- #define LPDDR4__LPI_SRPD_LONG_WAKEUP_F2__REG DENALI_CTL_139
- #define LPDDR4__LPI_SRPD_LONG_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_139__LPI_SRPD_LONG_WAKEUP_F2
- #define LPDDR4__DENALI_CTL_139__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_139__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_139__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2_WIDTH 4U
- #define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2__REG DENALI_CTL_139
- #define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_139__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2
- #define LPDDR4__DENALI_CTL_139__LPI_TIMER_WAKEUP_F2_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_139__LPI_TIMER_WAKEUP_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_139__LPI_TIMER_WAKEUP_F2_WIDTH 4U
- #define LPDDR4__LPI_TIMER_WAKEUP_F2__REG DENALI_CTL_139
- #define LPDDR4__LPI_TIMER_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_139__LPI_TIMER_WAKEUP_F2
- #define LPDDR4__DENALI_CTL_139__LPI_WAKEUP_EN_MASK 0x3F000000U
- #define LPDDR4__DENALI_CTL_139__LPI_WAKEUP_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_139__LPI_WAKEUP_EN_WIDTH 6U
- #define LPDDR4__LPI_WAKEUP_EN__REG DENALI_CTL_139
- #define LPDDR4__LPI_WAKEUP_EN__FLD LPDDR4__DENALI_CTL_139__LPI_WAKEUP_EN
- #define LPDDR4__DENALI_CTL_140_READ_MASK 0x070FFF01U
- #define LPDDR4__DENALI_CTL_140_WRITE_MASK 0x070FFF01U
- #define LPDDR4__DENALI_CTL_140__LPI_CTRL_REQ_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_140__LPI_CTRL_REQ_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_140__LPI_CTRL_REQ_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_140__LPI_CTRL_REQ_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_140__LPI_CTRL_REQ_EN_WOSET 0U
- #define LPDDR4__LPI_CTRL_REQ_EN__REG DENALI_CTL_140
- #define LPDDR4__LPI_CTRL_REQ_EN__FLD LPDDR4__DENALI_CTL_140__LPI_CTRL_REQ_EN
- #define LPDDR4__DENALI_CTL_140__LPI_WAKEUP_TIMEOUT_MASK 0x000FFF00U
- #define LPDDR4__DENALI_CTL_140__LPI_WAKEUP_TIMEOUT_SHIFT 8U
- #define LPDDR4__DENALI_CTL_140__LPI_WAKEUP_TIMEOUT_WIDTH 12U
- #define LPDDR4__LPI_WAKEUP_TIMEOUT__REG DENALI_CTL_140
- #define LPDDR4__LPI_WAKEUP_TIMEOUT__FLD LPDDR4__DENALI_CTL_140__LPI_WAKEUP_TIMEOUT
- #define LPDDR4__DENALI_CTL_140__TDFI_LP_RESP_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_140__TDFI_LP_RESP_SHIFT 24U
- #define LPDDR4__DENALI_CTL_140__TDFI_LP_RESP_WIDTH 3U
- #define LPDDR4__TDFI_LP_RESP__REG DENALI_CTL_140
- #define LPDDR4__TDFI_LP_RESP__FLD LPDDR4__DENALI_CTL_140__TDFI_LP_RESP
- #define LPDDR4__DENALI_CTL_141_READ_MASK 0x0F0F7F7FU
- #define LPDDR4__DENALI_CTL_141_WRITE_MASK 0x0F0F7F7FU
- #define LPDDR4__DENALI_CTL_141__LP_STATE_CS0_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_141__LP_STATE_CS0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_141__LP_STATE_CS0_WIDTH 7U
- #define LPDDR4__LP_STATE_CS0__REG DENALI_CTL_141
- #define LPDDR4__LP_STATE_CS0__FLD LPDDR4__DENALI_CTL_141__LP_STATE_CS0
- #define LPDDR4__DENALI_CTL_141__LP_STATE_CS1_MASK 0x00007F00U
- #define LPDDR4__DENALI_CTL_141__LP_STATE_CS1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_141__LP_STATE_CS1_WIDTH 7U
- #define LPDDR4__LP_STATE_CS1__REG DENALI_CTL_141
- #define LPDDR4__LP_STATE_CS1__FLD LPDDR4__DENALI_CTL_141__LP_STATE_CS1
- #define LPDDR4__DENALI_CTL_141__LP_AUTO_ENTRY_EN_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_141__LP_AUTO_ENTRY_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_141__LP_AUTO_ENTRY_EN_WIDTH 4U
- #define LPDDR4__LP_AUTO_ENTRY_EN__REG DENALI_CTL_141
- #define LPDDR4__LP_AUTO_ENTRY_EN__FLD LPDDR4__DENALI_CTL_141__LP_AUTO_ENTRY_EN
- #define LPDDR4__DENALI_CTL_141__LP_AUTO_EXIT_EN_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_141__LP_AUTO_EXIT_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_141__LP_AUTO_EXIT_EN_WIDTH 4U
- #define LPDDR4__LP_AUTO_EXIT_EN__REG DENALI_CTL_141
- #define LPDDR4__LP_AUTO_EXIT_EN__FLD LPDDR4__DENALI_CTL_141__LP_AUTO_EXIT_EN
- #define LPDDR4__DENALI_CTL_142_READ_MASK 0x000FFF07U
- #define LPDDR4__DENALI_CTL_142_WRITE_MASK 0x000FFF07U
- #define LPDDR4__DENALI_CTL_142__LP_AUTO_MEM_GATE_EN_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_142__LP_AUTO_MEM_GATE_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_142__LP_AUTO_MEM_GATE_EN_WIDTH 3U
- #define LPDDR4__LP_AUTO_MEM_GATE_EN__REG DENALI_CTL_142
- #define LPDDR4__LP_AUTO_MEM_GATE_EN__FLD LPDDR4__DENALI_CTL_142__LP_AUTO_MEM_GATE_EN
- #define LPDDR4__DENALI_CTL_142__LP_AUTO_PD_IDLE_MASK 0x000FFF00U
- #define LPDDR4__DENALI_CTL_142__LP_AUTO_PD_IDLE_SHIFT 8U
- #define LPDDR4__DENALI_CTL_142__LP_AUTO_PD_IDLE_WIDTH 12U
- #define LPDDR4__LP_AUTO_PD_IDLE__REG DENALI_CTL_142
- #define LPDDR4__LP_AUTO_PD_IDLE__FLD LPDDR4__DENALI_CTL_142__LP_AUTO_PD_IDLE
- #define LPDDR4__DENALI_CTL_143_READ_MASK 0xFFFF0FFFU
- #define LPDDR4__DENALI_CTL_143_WRITE_MASK 0xFFFF0FFFU
- #define LPDDR4__DENALI_CTL_143__LP_AUTO_SR_SHORT_IDLE_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_143__LP_AUTO_SR_SHORT_IDLE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_143__LP_AUTO_SR_SHORT_IDLE_WIDTH 12U
- #define LPDDR4__LP_AUTO_SR_SHORT_IDLE__REG DENALI_CTL_143
- #define LPDDR4__LP_AUTO_SR_SHORT_IDLE__FLD LPDDR4__DENALI_CTL_143__LP_AUTO_SR_SHORT_IDLE
- #define LPDDR4__DENALI_CTL_143__LP_AUTO_SR_LONG_IDLE_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_143__LP_AUTO_SR_LONG_IDLE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_143__LP_AUTO_SR_LONG_IDLE_WIDTH 8U
- #define LPDDR4__LP_AUTO_SR_LONG_IDLE__REG DENALI_CTL_143
- #define LPDDR4__LP_AUTO_SR_LONG_IDLE__FLD LPDDR4__DENALI_CTL_143__LP_AUTO_SR_LONG_IDLE
- #define LPDDR4__DENALI_CTL_143__LP_AUTO_SR_LONG_MC_GATE_IDLE_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_143__LP_AUTO_SR_LONG_MC_GATE_IDLE_SHIFT 24U
- #define LPDDR4__DENALI_CTL_143__LP_AUTO_SR_LONG_MC_GATE_IDLE_WIDTH 8U
- #define LPDDR4__LP_AUTO_SR_LONG_MC_GATE_IDLE__REG DENALI_CTL_143
- #define LPDDR4__LP_AUTO_SR_LONG_MC_GATE_IDLE__FLD LPDDR4__DENALI_CTL_143__LP_AUTO_SR_LONG_MC_GATE_IDLE
- #define LPDDR4__DENALI_CTL_144_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_144_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_144__HW_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_144__HW_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_144__HW_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__HW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_144
- #define LPDDR4__HW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_144__HW_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_144__HW_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_144__HW_PROMOTE_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_144__HW_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__HW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_144
- #define LPDDR4__HW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_144__HW_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_145_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_145_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_145__HW_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_145__HW_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_145__HW_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__HW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_145
- #define LPDDR4__HW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_145__HW_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_145__LPC_PROMOTE_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_145__LPC_PROMOTE_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_145__LPC_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__LPC_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_145
- #define LPDDR4__LPC_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_145__LPC_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_146_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_146_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_146__LPC_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_146__LPC_PROMOTE_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_146__LPC_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__LPC_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_146
- #define LPDDR4__LPC_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_146__LPC_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_146__LPC_PROMOTE_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_146__LPC_PROMOTE_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_146__LPC_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__LPC_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_146
- #define LPDDR4__LPC_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_146__LPC_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_147_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_147_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_CTRLUPD_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_CTRLUPD_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_CTRLUPD_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_CTRLUPD_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_CTRLUPD_EN_WOSET 0U
- #define LPDDR4__LPC_SR_CTRLUPD_EN__REG DENALI_CTL_147
- #define LPDDR4__LPC_SR_CTRLUPD_EN__FLD LPDDR4__DENALI_CTL_147__LPC_SR_CTRLUPD_EN
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYUPD_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYUPD_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYUPD_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYUPD_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYUPD_EN_WOSET 0U
- #define LPDDR4__LPC_SR_PHYUPD_EN__REG DENALI_CTL_147
- #define LPDDR4__LPC_SR_PHYUPD_EN__FLD LPDDR4__DENALI_CTL_147__LPC_SR_PHYUPD_EN
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYMSTR_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYMSTR_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYMSTR_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYMSTR_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_147__LPC_SR_PHYMSTR_EN_WOSET 0U
- #define LPDDR4__LPC_SR_PHYMSTR_EN__REG DENALI_CTL_147
- #define LPDDR4__LPC_SR_PHYMSTR_EN__FLD LPDDR4__DENALI_CTL_147__LPC_SR_PHYMSTR_EN
- #define LPDDR4__DENALI_CTL_147__MC_RESERVED17_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_147__MC_RESERVED17_SHIFT 24U
- #define LPDDR4__DENALI_CTL_147__MC_RESERVED17_WIDTH 1U
- #define LPDDR4__DENALI_CTL_147__MC_RESERVED17_WOCLR 0U
- #define LPDDR4__DENALI_CTL_147__MC_RESERVED17_WOSET 0U
- #define LPDDR4__MC_RESERVED17__REG DENALI_CTL_147
- #define LPDDR4__MC_RESERVED17__FLD LPDDR4__DENALI_CTL_147__MC_RESERVED17
- #define LPDDR4__DENALI_CTL_148_READ_MASK 0x3F3F0101U
- #define LPDDR4__DENALI_CTL_148_WRITE_MASK 0x3F3F0101U
- #define LPDDR4__DENALI_CTL_148__LPC_SR_ZQ_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_148__LPC_SR_ZQ_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_148__LPC_SR_ZQ_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_148__LPC_SR_ZQ_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_148__LPC_SR_ZQ_EN_WOSET 0U
- #define LPDDR4__LPC_SR_ZQ_EN__REG DENALI_CTL_148
- #define LPDDR4__LPC_SR_ZQ_EN__FLD LPDDR4__DENALI_CTL_148__LPC_SR_ZQ_EN
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_EN_WOSET 0U
- #define LPDDR4__PCPCS_PD_EN__REG DENALI_CTL_148
- #define LPDDR4__PCPCS_PD_EN__FLD LPDDR4__DENALI_CTL_148__PCPCS_PD_EN
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_ENTER_DEPTH_MASK 0x003F0000U
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_ENTER_DEPTH_SHIFT 16U
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_ENTER_DEPTH_WIDTH 6U
- #define LPDDR4__PCPCS_PD_ENTER_DEPTH__REG DENALI_CTL_148
- #define LPDDR4__PCPCS_PD_ENTER_DEPTH__FLD LPDDR4__DENALI_CTL_148__PCPCS_PD_ENTER_DEPTH
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_EXIT_DEPTH_MASK 0x3F000000U
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_EXIT_DEPTH_SHIFT 24U
- #define LPDDR4__DENALI_CTL_148__PCPCS_PD_EXIT_DEPTH_WIDTH 6U
- #define LPDDR4__PCPCS_PD_EXIT_DEPTH__REG DENALI_CTL_148
- #define LPDDR4__PCPCS_PD_EXIT_DEPTH__FLD LPDDR4__DENALI_CTL_148__PCPCS_PD_EXIT_DEPTH
- #define LPDDR4__DENALI_CTL_149_READ_MASK 0x01FF03FFU
- #define LPDDR4__DENALI_CTL_149_WRITE_MASK 0x01FF03FFU
- #define LPDDR4__DENALI_CTL_149__PCPCS_PD_ENTER_TIMER_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_149__PCPCS_PD_ENTER_TIMER_SHIFT 0U
- #define LPDDR4__DENALI_CTL_149__PCPCS_PD_ENTER_TIMER_WIDTH 8U
- #define LPDDR4__PCPCS_PD_ENTER_TIMER__REG DENALI_CTL_149
- #define LPDDR4__PCPCS_PD_ENTER_TIMER__FLD LPDDR4__DENALI_CTL_149__PCPCS_PD_ENTER_TIMER
- #define LPDDR4__DENALI_CTL_149__PCPCS_PD_MASK_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_149__PCPCS_PD_MASK_SHIFT 8U
- #define LPDDR4__DENALI_CTL_149__PCPCS_PD_MASK_WIDTH 2U
- #define LPDDR4__PCPCS_PD_MASK__REG DENALI_CTL_149
- #define LPDDR4__PCPCS_PD_MASK__FLD LPDDR4__DENALI_CTL_149__PCPCS_PD_MASK
- #define LPDDR4__DENALI_CTL_149__MC_RESERVED18_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_149__MC_RESERVED18_SHIFT 16U
- #define LPDDR4__DENALI_CTL_149__MC_RESERVED18_WIDTH 8U
- #define LPDDR4__MC_RESERVED18__REG DENALI_CTL_149
- #define LPDDR4__MC_RESERVED18__FLD LPDDR4__DENALI_CTL_149__MC_RESERVED18
- #define LPDDR4__DENALI_CTL_149__DFS_ENABLE_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_149__DFS_ENABLE_SHIFT 24U
- #define LPDDR4__DENALI_CTL_149__DFS_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_149__DFS_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_149__DFS_ENABLE_WOSET 0U
- #define LPDDR4__DFS_ENABLE__REG DENALI_CTL_149
- #define LPDDR4__DFS_ENABLE__FLD LPDDR4__DENALI_CTL_149__DFS_ENABLE
- #define LPDDR4__DENALI_CTL_150_READ_MASK 0xFFFF03FFU
- #define LPDDR4__DENALI_CTL_150_WRITE_MASK 0xFFFF03FFU
- #define LPDDR4__DENALI_CTL_150__TDFI_INIT_START_F0_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_150__TDFI_INIT_START_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_150__TDFI_INIT_START_F0_WIDTH 10U
- #define LPDDR4__TDFI_INIT_START_F0__REG DENALI_CTL_150
- #define LPDDR4__TDFI_INIT_START_F0__FLD LPDDR4__DENALI_CTL_150__TDFI_INIT_START_F0
- #define LPDDR4__DENALI_CTL_150__TDFI_INIT_COMPLETE_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_150__TDFI_INIT_COMPLETE_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_150__TDFI_INIT_COMPLETE_F0_WIDTH 16U
- #define LPDDR4__TDFI_INIT_COMPLETE_F0__REG DENALI_CTL_150
- #define LPDDR4__TDFI_INIT_COMPLETE_F0__FLD LPDDR4__DENALI_CTL_150__TDFI_INIT_COMPLETE_F0
- #define LPDDR4__DENALI_CTL_151_READ_MASK 0xFFFF03FFU
- #define LPDDR4__DENALI_CTL_151_WRITE_MASK 0xFFFF03FFU
- #define LPDDR4__DENALI_CTL_151__TDFI_INIT_START_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_151__TDFI_INIT_START_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_151__TDFI_INIT_START_F1_WIDTH 10U
- #define LPDDR4__TDFI_INIT_START_F1__REG DENALI_CTL_151
- #define LPDDR4__TDFI_INIT_START_F1__FLD LPDDR4__DENALI_CTL_151__TDFI_INIT_START_F1
- #define LPDDR4__DENALI_CTL_151__TDFI_INIT_COMPLETE_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_151__TDFI_INIT_COMPLETE_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_151__TDFI_INIT_COMPLETE_F1_WIDTH 16U
- #define LPDDR4__TDFI_INIT_COMPLETE_F1__REG DENALI_CTL_151
- #define LPDDR4__TDFI_INIT_COMPLETE_F1__FLD LPDDR4__DENALI_CTL_151__TDFI_INIT_COMPLETE_F1
- #define LPDDR4__DENALI_CTL_152_READ_MASK 0xFFFF03FFU
- #define LPDDR4__DENALI_CTL_152_WRITE_MASK 0xFFFF03FFU
- #define LPDDR4__DENALI_CTL_152__TDFI_INIT_START_F2_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_152__TDFI_INIT_START_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_152__TDFI_INIT_START_F2_WIDTH 10U
- #define LPDDR4__TDFI_INIT_START_F2__REG DENALI_CTL_152
- #define LPDDR4__TDFI_INIT_START_F2__FLD LPDDR4__DENALI_CTL_152__TDFI_INIT_START_F2
- #define LPDDR4__DENALI_CTL_152__TDFI_INIT_COMPLETE_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_152__TDFI_INIT_COMPLETE_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_152__TDFI_INIT_COMPLETE_F2_WIDTH 16U
- #define LPDDR4__TDFI_INIT_COMPLETE_F2__REG DENALI_CTL_152
- #define LPDDR4__TDFI_INIT_COMPLETE_F2__FLD LPDDR4__DENALI_CTL_152__TDFI_INIT_COMPLETE_F2
- #define LPDDR4__DENALI_CTL_153_READ_MASK 0x00000103U
- #define LPDDR4__DENALI_CTL_153_WRITE_MASK 0x00000103U
- #define LPDDR4__DENALI_CTL_153__CURRENT_REG_COPY_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_153__CURRENT_REG_COPY_SHIFT 0U
- #define LPDDR4__DENALI_CTL_153__CURRENT_REG_COPY_WIDTH 2U
- #define LPDDR4__CURRENT_REG_COPY__REG DENALI_CTL_153
- #define LPDDR4__CURRENT_REG_COPY__FLD LPDDR4__DENALI_CTL_153__CURRENT_REG_COPY
- #define LPDDR4__DENALI_CTL_153__DFS_PHY_REG_WRITE_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_153__DFS_PHY_REG_WRITE_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_153__DFS_PHY_REG_WRITE_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_153__DFS_PHY_REG_WRITE_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_153__DFS_PHY_REG_WRITE_EN_WOSET 0U
- #define LPDDR4__DFS_PHY_REG_WRITE_EN__REG DENALI_CTL_153
- #define LPDDR4__DFS_PHY_REG_WRITE_EN__FLD LPDDR4__DENALI_CTL_153__DFS_PHY_REG_WRITE_EN
- #define LPDDR4__DENALI_CTL_154_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_154_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_154__DFS_PHY_REG_WRITE_ADDR_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_154__DFS_PHY_REG_WRITE_ADDR_SHIFT 0U
- #define LPDDR4__DENALI_CTL_154__DFS_PHY_REG_WRITE_ADDR_WIDTH 32U
- #define LPDDR4__DFS_PHY_REG_WRITE_ADDR__REG DENALI_CTL_154
- #define LPDDR4__DFS_PHY_REG_WRITE_ADDR__FLD LPDDR4__DENALI_CTL_154__DFS_PHY_REG_WRITE_ADDR
- #define LPDDR4__DENALI_CTL_155_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_155_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_155__DFS_PHY_REG_WRITE_DATA_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_155__DFS_PHY_REG_WRITE_DATA_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_155__DFS_PHY_REG_WRITE_DATA_F0_WIDTH 32U
- #define LPDDR4__DFS_PHY_REG_WRITE_DATA_F0__REG DENALI_CTL_155
- #define LPDDR4__DFS_PHY_REG_WRITE_DATA_F0__FLD LPDDR4__DENALI_CTL_155__DFS_PHY_REG_WRITE_DATA_F0
- #define LPDDR4__DENALI_CTL_156_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_156_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_156__DFS_PHY_REG_WRITE_DATA_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_156__DFS_PHY_REG_WRITE_DATA_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_156__DFS_PHY_REG_WRITE_DATA_F1_WIDTH 32U
- #define LPDDR4__DFS_PHY_REG_WRITE_DATA_F1__REG DENALI_CTL_156
- #define LPDDR4__DFS_PHY_REG_WRITE_DATA_F1__FLD LPDDR4__DENALI_CTL_156__DFS_PHY_REG_WRITE_DATA_F1
- #define LPDDR4__DENALI_CTL_157_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_157_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_157__DFS_PHY_REG_WRITE_DATA_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_157__DFS_PHY_REG_WRITE_DATA_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_157__DFS_PHY_REG_WRITE_DATA_F2_WIDTH 32U
- #define LPDDR4__DFS_PHY_REG_WRITE_DATA_F2__REG DENALI_CTL_157
- #define LPDDR4__DFS_PHY_REG_WRITE_DATA_F2__FLD LPDDR4__DENALI_CTL_157__DFS_PHY_REG_WRITE_DATA_F2
- #define LPDDR4__DENALI_CTL_158_READ_MASK 0x00FFFF0FU
- #define LPDDR4__DENALI_CTL_158_WRITE_MASK 0x00FFFF0FU
- #define LPDDR4__DENALI_CTL_158__DFS_PHY_REG_WRITE_MASK_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_158__DFS_PHY_REG_WRITE_MASK_SHIFT 0U
- #define LPDDR4__DENALI_CTL_158__DFS_PHY_REG_WRITE_MASK_WIDTH 4U
- #define LPDDR4__DFS_PHY_REG_WRITE_MASK__REG DENALI_CTL_158
- #define LPDDR4__DFS_PHY_REG_WRITE_MASK__FLD LPDDR4__DENALI_CTL_158__DFS_PHY_REG_WRITE_MASK
- #define LPDDR4__DENALI_CTL_158__DFS_PHY_REG_WRITE_WAIT_MASK 0x00FFFF00U
- #define LPDDR4__DENALI_CTL_158__DFS_PHY_REG_WRITE_WAIT_SHIFT 8U
- #define LPDDR4__DENALI_CTL_158__DFS_PHY_REG_WRITE_WAIT_WIDTH 16U
- #define LPDDR4__DFS_PHY_REG_WRITE_WAIT__REG DENALI_CTL_158
- #define LPDDR4__DFS_PHY_REG_WRITE_WAIT__FLD LPDDR4__DENALI_CTL_158__DFS_PHY_REG_WRITE_WAIT
- #define LPDDR4__DENALI_CTL_159_READ_MASK 0x07FFFFFFU
- #define LPDDR4__DENALI_CTL_159_WRITE_MASK 0x07FFFFFFU
- #define LPDDR4__DENALI_CTL_159__WRITE_MODEREG_MASK 0x07FFFFFFU
- #define LPDDR4__DENALI_CTL_159__WRITE_MODEREG_SHIFT 0U
- #define LPDDR4__DENALI_CTL_159__WRITE_MODEREG_WIDTH 27U
- #define LPDDR4__WRITE_MODEREG__REG DENALI_CTL_159
- #define LPDDR4__WRITE_MODEREG__FLD LPDDR4__DENALI_CTL_159__WRITE_MODEREG
- #define LPDDR4__DENALI_CTL_160_READ_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_CTL_160_WRITE_MASK 0x01FFFFFFU
- #define LPDDR4__DENALI_CTL_160__MRW_STATUS_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_160__MRW_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_160__MRW_STATUS_WIDTH 8U
- #define LPDDR4__MRW_STATUS__REG DENALI_CTL_160
- #define LPDDR4__MRW_STATUS__FLD LPDDR4__DENALI_CTL_160__MRW_STATUS
- #define LPDDR4__DENALI_CTL_160__READ_MODEREG_MASK 0x01FFFF00U
- #define LPDDR4__DENALI_CTL_160__READ_MODEREG_SHIFT 8U
- #define LPDDR4__DENALI_CTL_160__READ_MODEREG_WIDTH 17U
- #define LPDDR4__READ_MODEREG__REG DENALI_CTL_160
- #define LPDDR4__READ_MODEREG__FLD LPDDR4__DENALI_CTL_160__READ_MODEREG
- #define LPDDR4__DENALI_CTL_161_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_161_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_161__PERIPHERAL_MRR_DATA_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_161__PERIPHERAL_MRR_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_161__PERIPHERAL_MRR_DATA_0_WIDTH 32U
- #define LPDDR4__PERIPHERAL_MRR_DATA_0__REG DENALI_CTL_161
- #define LPDDR4__PERIPHERAL_MRR_DATA_0__FLD LPDDR4__DENALI_CTL_161__PERIPHERAL_MRR_DATA_0
- #define LPDDR4__DENALI_CTL_162_READ_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_162_WRITE_MASK 0x00FFFFFFU
- #define LPDDR4__DENALI_CTL_162__PERIPHERAL_MRR_DATA_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_162__PERIPHERAL_MRR_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_162__PERIPHERAL_MRR_DATA_1_WIDTH 8U
- #define LPDDR4__PERIPHERAL_MRR_DATA_1__REG DENALI_CTL_162
- #define LPDDR4__PERIPHERAL_MRR_DATA_1__FLD LPDDR4__DENALI_CTL_162__PERIPHERAL_MRR_DATA_1
- #define LPDDR4__DENALI_CTL_162__AUTO_TEMPCHK_VAL_0_MASK 0x00FFFF00U
- #define LPDDR4__DENALI_CTL_162__AUTO_TEMPCHK_VAL_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_162__AUTO_TEMPCHK_VAL_0_WIDTH 16U
- #define LPDDR4__AUTO_TEMPCHK_VAL_0__REG DENALI_CTL_162
- #define LPDDR4__AUTO_TEMPCHK_VAL_0__FLD LPDDR4__DENALI_CTL_162__AUTO_TEMPCHK_VAL_0
- #define LPDDR4__DENALI_CTL_163_READ_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_CTL_163_WRITE_MASK 0x0001FFFFU
- #define LPDDR4__DENALI_CTL_163__AUTO_TEMPCHK_VAL_1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_163__AUTO_TEMPCHK_VAL_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_163__AUTO_TEMPCHK_VAL_1_WIDTH 16U
- #define LPDDR4__AUTO_TEMPCHK_VAL_1__REG DENALI_CTL_163
- #define LPDDR4__AUTO_TEMPCHK_VAL_1__FLD LPDDR4__DENALI_CTL_163__AUTO_TEMPCHK_VAL_1
- #define LPDDR4__DENALI_CTL_163__DISABLE_UPDATE_TVRCG_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_163__DISABLE_UPDATE_TVRCG_SHIFT 16U
- #define LPDDR4__DENALI_CTL_163__DISABLE_UPDATE_TVRCG_WIDTH 1U
- #define LPDDR4__DENALI_CTL_163__DISABLE_UPDATE_TVRCG_WOCLR 0U
- #define LPDDR4__DENALI_CTL_163__DISABLE_UPDATE_TVRCG_WOSET 0U
- #define LPDDR4__DISABLE_UPDATE_TVRCG__REG DENALI_CTL_163
- #define LPDDR4__DISABLE_UPDATE_TVRCG__FLD LPDDR4__DENALI_CTL_163__DISABLE_UPDATE_TVRCG
- #define LPDDR4__DENALI_CTL_164_READ_MASK 0x03FF0003U
- #define LPDDR4__DENALI_CTL_164_WRITE_MASK 0x03FF0003U
- #define LPDDR4__DENALI_CTL_164__MRW_DFS_UPDATE_FRC_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_164__MRW_DFS_UPDATE_FRC_SHIFT 0U
- #define LPDDR4__DENALI_CTL_164__MRW_DFS_UPDATE_FRC_WIDTH 2U
- #define LPDDR4__MRW_DFS_UPDATE_FRC__REG DENALI_CTL_164
- #define LPDDR4__MRW_DFS_UPDATE_FRC__FLD LPDDR4__DENALI_CTL_164__MRW_DFS_UPDATE_FRC
- #define LPDDR4__DENALI_CTL_164__TVRCG_ENABLE_F0_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_164__TVRCG_ENABLE_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_164__TVRCG_ENABLE_F0_WIDTH 10U
- #define LPDDR4__TVRCG_ENABLE_F0__REG DENALI_CTL_164
- #define LPDDR4__TVRCG_ENABLE_F0__FLD LPDDR4__DENALI_CTL_164__TVRCG_ENABLE_F0
- #define LPDDR4__DENALI_CTL_165_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_165_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_165__TVRCG_DISABLE_F0_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_165__TVRCG_DISABLE_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_165__TVRCG_DISABLE_F0_WIDTH 10U
- #define LPDDR4__TVRCG_DISABLE_F0__REG DENALI_CTL_165
- #define LPDDR4__TVRCG_DISABLE_F0__FLD LPDDR4__DENALI_CTL_165__TVRCG_DISABLE_F0
- #define LPDDR4__DENALI_CTL_165__TFC_F0_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_165__TFC_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_165__TFC_F0_WIDTH 10U
- #define LPDDR4__TFC_F0__REG DENALI_CTL_165
- #define LPDDR4__TFC_F0__FLD LPDDR4__DENALI_CTL_165__TFC_F0
- #define LPDDR4__DENALI_CTL_166_READ_MASK 0xFFFF1F1FU
- #define LPDDR4__DENALI_CTL_166_WRITE_MASK 0xFFFF1F1FU
- #define LPDDR4__DENALI_CTL_166__TCKFSPE_F0_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_166__TCKFSPE_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_166__TCKFSPE_F0_WIDTH 5U
- #define LPDDR4__TCKFSPE_F0__REG DENALI_CTL_166
- #define LPDDR4__TCKFSPE_F0__FLD LPDDR4__DENALI_CTL_166__TCKFSPE_F0
- #define LPDDR4__DENALI_CTL_166__TCKFSPX_F0_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_166__TCKFSPX_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_166__TCKFSPX_F0_WIDTH 5U
- #define LPDDR4__TCKFSPX_F0__REG DENALI_CTL_166
- #define LPDDR4__TCKFSPX_F0__FLD LPDDR4__DENALI_CTL_166__TCKFSPX_F0
- #define LPDDR4__DENALI_CTL_166__TVREF_LONG_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_166__TVREF_LONG_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_166__TVREF_LONG_F0_WIDTH 16U
- #define LPDDR4__TVREF_LONG_F0__REG DENALI_CTL_166
- #define LPDDR4__TVREF_LONG_F0__FLD LPDDR4__DENALI_CTL_166__TVREF_LONG_F0
- #define LPDDR4__DENALI_CTL_167_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_167_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_167__TVRCG_ENABLE_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_167__TVRCG_ENABLE_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_167__TVRCG_ENABLE_F1_WIDTH 10U
- #define LPDDR4__TVRCG_ENABLE_F1__REG DENALI_CTL_167
- #define LPDDR4__TVRCG_ENABLE_F1__FLD LPDDR4__DENALI_CTL_167__TVRCG_ENABLE_F1
- #define LPDDR4__DENALI_CTL_167__TVRCG_DISABLE_F1_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_167__TVRCG_DISABLE_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_167__TVRCG_DISABLE_F1_WIDTH 10U
- #define LPDDR4__TVRCG_DISABLE_F1__REG DENALI_CTL_167
- #define LPDDR4__TVRCG_DISABLE_F1__FLD LPDDR4__DENALI_CTL_167__TVRCG_DISABLE_F1
- #define LPDDR4__DENALI_CTL_168_READ_MASK 0x1F1F03FFU
- #define LPDDR4__DENALI_CTL_168_WRITE_MASK 0x1F1F03FFU
- #define LPDDR4__DENALI_CTL_168__TFC_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_168__TFC_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_168__TFC_F1_WIDTH 10U
- #define LPDDR4__TFC_F1__REG DENALI_CTL_168
- #define LPDDR4__TFC_F1__FLD LPDDR4__DENALI_CTL_168__TFC_F1
- #define LPDDR4__DENALI_CTL_168__TCKFSPE_F1_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_168__TCKFSPE_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_168__TCKFSPE_F1_WIDTH 5U
- #define LPDDR4__TCKFSPE_F1__REG DENALI_CTL_168
- #define LPDDR4__TCKFSPE_F1__FLD LPDDR4__DENALI_CTL_168__TCKFSPE_F1
- #define LPDDR4__DENALI_CTL_168__TCKFSPX_F1_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_168__TCKFSPX_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_168__TCKFSPX_F1_WIDTH 5U
- #define LPDDR4__TCKFSPX_F1__REG DENALI_CTL_168
- #define LPDDR4__TCKFSPX_F1__FLD LPDDR4__DENALI_CTL_168__TCKFSPX_F1
- #define LPDDR4__DENALI_CTL_169_READ_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_CTL_169_WRITE_MASK 0x03FFFFFFU
- #define LPDDR4__DENALI_CTL_169__TVREF_LONG_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_169__TVREF_LONG_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_169__TVREF_LONG_F1_WIDTH 16U
- #define LPDDR4__TVREF_LONG_F1__REG DENALI_CTL_169
- #define LPDDR4__TVREF_LONG_F1__FLD LPDDR4__DENALI_CTL_169__TVREF_LONG_F1
- #define LPDDR4__DENALI_CTL_169__TVRCG_ENABLE_F2_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_169__TVRCG_ENABLE_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_169__TVRCG_ENABLE_F2_WIDTH 10U
- #define LPDDR4__TVRCG_ENABLE_F2__REG DENALI_CTL_169
- #define LPDDR4__TVRCG_ENABLE_F2__FLD LPDDR4__DENALI_CTL_169__TVRCG_ENABLE_F2
- #define LPDDR4__DENALI_CTL_170_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_170_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_170__TVRCG_DISABLE_F2_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_170__TVRCG_DISABLE_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_170__TVRCG_DISABLE_F2_WIDTH 10U
- #define LPDDR4__TVRCG_DISABLE_F2__REG DENALI_CTL_170
- #define LPDDR4__TVRCG_DISABLE_F2__FLD LPDDR4__DENALI_CTL_170__TVRCG_DISABLE_F2
- #define LPDDR4__DENALI_CTL_170__TFC_F2_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_170__TFC_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_170__TFC_F2_WIDTH 10U
- #define LPDDR4__TFC_F2__REG DENALI_CTL_170
- #define LPDDR4__TFC_F2__FLD LPDDR4__DENALI_CTL_170__TFC_F2
- #define LPDDR4__DENALI_CTL_171_READ_MASK 0xFFFF1F1FU
- #define LPDDR4__DENALI_CTL_171_WRITE_MASK 0xFFFF1F1FU
- #define LPDDR4__DENALI_CTL_171__TCKFSPE_F2_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_171__TCKFSPE_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_171__TCKFSPE_F2_WIDTH 5U
- #define LPDDR4__TCKFSPE_F2__REG DENALI_CTL_171
- #define LPDDR4__TCKFSPE_F2__FLD LPDDR4__DENALI_CTL_171__TCKFSPE_F2
- #define LPDDR4__DENALI_CTL_171__TCKFSPX_F2_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_171__TCKFSPX_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_171__TCKFSPX_F2_WIDTH 5U
- #define LPDDR4__TCKFSPX_F2__REG DENALI_CTL_171
- #define LPDDR4__TCKFSPX_F2__FLD LPDDR4__DENALI_CTL_171__TCKFSPX_F2
- #define LPDDR4__DENALI_CTL_171__TVREF_LONG_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_171__TVREF_LONG_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_171__TVREF_LONG_F2_WIDTH 16U
- #define LPDDR4__TVREF_LONG_F2__REG DENALI_CTL_171
- #define LPDDR4__TVREF_LONG_F2__FLD LPDDR4__DENALI_CTL_171__TVREF_LONG_F2
- #define LPDDR4__DENALI_CTL_172_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_172_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_172__MRR_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_172__MRR_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_172__MRR_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__MRR_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_172
- #define LPDDR4__MRR_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_172__MRR_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_172__MRR_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_172__MRR_PROMOTE_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_172__MRR_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__MRR_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_172
- #define LPDDR4__MRR_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_172__MRR_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_173_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_173_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_173__MRR_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_173__MRR_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_173__MRR_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__MRR_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_173
- #define LPDDR4__MRR_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_173__MRR_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_173__MRW_PROMOTE_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_173__MRW_PROMOTE_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_173__MRW_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__MRW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_173
- #define LPDDR4__MRW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_173__MRW_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_174_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_174_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_174__MRW_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_174__MRW_PROMOTE_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_174__MRW_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__MRW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_174
- #define LPDDR4__MRW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_174__MRW_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_174__MRW_PROMOTE_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_174__MRW_PROMOTE_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_174__MRW_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__MRW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_174
- #define LPDDR4__MRW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_174__MRW_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_175_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_175_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_175__MR1_DATA_F0_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_175__MR1_DATA_F0_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_175__MR1_DATA_F0_0_WIDTH 8U
- #define LPDDR4__MR1_DATA_F0_0__REG DENALI_CTL_175
- #define LPDDR4__MR1_DATA_F0_0__FLD LPDDR4__DENALI_CTL_175__MR1_DATA_F0_0
- #define LPDDR4__DENALI_CTL_175__MR2_DATA_F0_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_175__MR2_DATA_F0_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_175__MR2_DATA_F0_0_WIDTH 8U
- #define LPDDR4__MR2_DATA_F0_0__REG DENALI_CTL_175
- #define LPDDR4__MR2_DATA_F0_0__FLD LPDDR4__DENALI_CTL_175__MR2_DATA_F0_0
- #define LPDDR4__DENALI_CTL_175__MR1_DATA_F1_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_175__MR1_DATA_F1_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_175__MR1_DATA_F1_0_WIDTH 8U
- #define LPDDR4__MR1_DATA_F1_0__REG DENALI_CTL_175
- #define LPDDR4__MR1_DATA_F1_0__FLD LPDDR4__DENALI_CTL_175__MR1_DATA_F1_0
- #define LPDDR4__DENALI_CTL_175__MR2_DATA_F1_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_175__MR2_DATA_F1_0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_175__MR2_DATA_F1_0_WIDTH 8U
- #define LPDDR4__MR2_DATA_F1_0__REG DENALI_CTL_175
- #define LPDDR4__MR2_DATA_F1_0__FLD LPDDR4__DENALI_CTL_175__MR2_DATA_F1_0
- #define LPDDR4__DENALI_CTL_176_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_176_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_176__MR1_DATA_F2_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_176__MR1_DATA_F2_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_176__MR1_DATA_F2_0_WIDTH 8U
- #define LPDDR4__MR1_DATA_F2_0__REG DENALI_CTL_176
- #define LPDDR4__MR1_DATA_F2_0__FLD LPDDR4__DENALI_CTL_176__MR1_DATA_F2_0
- #define LPDDR4__DENALI_CTL_176__MR2_DATA_F2_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_176__MR2_DATA_F2_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_176__MR2_DATA_F2_0_WIDTH 8U
- #define LPDDR4__MR2_DATA_F2_0__REG DENALI_CTL_176
- #define LPDDR4__MR2_DATA_F2_0__FLD LPDDR4__DENALI_CTL_176__MR2_DATA_F2_0
- #define LPDDR4__DENALI_CTL_176__MRSINGLE_DATA_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_176__MRSINGLE_DATA_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_176__MRSINGLE_DATA_0_WIDTH 8U
- #define LPDDR4__MRSINGLE_DATA_0__REG DENALI_CTL_176
- #define LPDDR4__MRSINGLE_DATA_0__FLD LPDDR4__DENALI_CTL_176__MRSINGLE_DATA_0
- #define LPDDR4__DENALI_CTL_176__MR3_DATA_F0_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_176__MR3_DATA_F0_0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_176__MR3_DATA_F0_0_WIDTH 8U
- #define LPDDR4__MR3_DATA_F0_0__REG DENALI_CTL_176
- #define LPDDR4__MR3_DATA_F0_0__FLD LPDDR4__DENALI_CTL_176__MR3_DATA_F0_0
- #define LPDDR4__DENALI_CTL_177_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_177_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_177__MR3_DATA_F1_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_177__MR3_DATA_F1_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_177__MR3_DATA_F1_0_WIDTH 8U
- #define LPDDR4__MR3_DATA_F1_0__REG DENALI_CTL_177
- #define LPDDR4__MR3_DATA_F1_0__FLD LPDDR4__DENALI_CTL_177__MR3_DATA_F1_0
- #define LPDDR4__DENALI_CTL_177__MR3_DATA_F2_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_177__MR3_DATA_F2_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_177__MR3_DATA_F2_0_WIDTH 8U
- #define LPDDR4__MR3_DATA_F2_0__REG DENALI_CTL_177
- #define LPDDR4__MR3_DATA_F2_0__FLD LPDDR4__DENALI_CTL_177__MR3_DATA_F2_0
- #define LPDDR4__DENALI_CTL_177__MR4_DATA_F0_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_177__MR4_DATA_F0_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_177__MR4_DATA_F0_0_WIDTH 8U
- #define LPDDR4__MR4_DATA_F0_0__REG DENALI_CTL_177
- #define LPDDR4__MR4_DATA_F0_0__FLD LPDDR4__DENALI_CTL_177__MR4_DATA_F0_0
- #define LPDDR4__DENALI_CTL_177__MR4_DATA_F1_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_177__MR4_DATA_F1_0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_177__MR4_DATA_F1_0_WIDTH 8U
- #define LPDDR4__MR4_DATA_F1_0__REG DENALI_CTL_177
- #define LPDDR4__MR4_DATA_F1_0__FLD LPDDR4__DENALI_CTL_177__MR4_DATA_F1_0
- #define LPDDR4__DENALI_CTL_178_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_178_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_178__MR4_DATA_F2_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_178__MR4_DATA_F2_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_178__MR4_DATA_F2_0_WIDTH 8U
- #define LPDDR4__MR4_DATA_F2_0__REG DENALI_CTL_178
- #define LPDDR4__MR4_DATA_F2_0__FLD LPDDR4__DENALI_CTL_178__MR4_DATA_F2_0
- #define LPDDR4__DENALI_CTL_178__MR8_DATA_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_178__MR8_DATA_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_178__MR8_DATA_0_WIDTH 8U
- #define LPDDR4__MR8_DATA_0__REG DENALI_CTL_178
- #define LPDDR4__MR8_DATA_0__FLD LPDDR4__DENALI_CTL_178__MR8_DATA_0
- #define LPDDR4__DENALI_CTL_178__MR11_DATA_F0_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_178__MR11_DATA_F0_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_178__MR11_DATA_F0_0_WIDTH 8U
- #define LPDDR4__MR11_DATA_F0_0__REG DENALI_CTL_178
- #define LPDDR4__MR11_DATA_F0_0__FLD LPDDR4__DENALI_CTL_178__MR11_DATA_F0_0
- #define LPDDR4__DENALI_CTL_178__MR11_DATA_F1_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_178__MR11_DATA_F1_0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_178__MR11_DATA_F1_0_WIDTH 8U
- #define LPDDR4__MR11_DATA_F1_0__REG DENALI_CTL_178
- #define LPDDR4__MR11_DATA_F1_0__FLD LPDDR4__DENALI_CTL_178__MR11_DATA_F1_0
- #define LPDDR4__DENALI_CTL_179_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_179_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_179__MR11_DATA_F2_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_179__MR11_DATA_F2_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_179__MR11_DATA_F2_0_WIDTH 8U
- #define LPDDR4__MR11_DATA_F2_0__REG DENALI_CTL_179
- #define LPDDR4__MR11_DATA_F2_0__FLD LPDDR4__DENALI_CTL_179__MR11_DATA_F2_0
- #define LPDDR4__DENALI_CTL_179__MR12_DATA_F0_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_179__MR12_DATA_F0_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_179__MR12_DATA_F0_0_WIDTH 8U
- #define LPDDR4__MR12_DATA_F0_0__REG DENALI_CTL_179
- #define LPDDR4__MR12_DATA_F0_0__FLD LPDDR4__DENALI_CTL_179__MR12_DATA_F0_0
- #define LPDDR4__DENALI_CTL_179__MR12_DATA_F1_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_179__MR12_DATA_F1_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_179__MR12_DATA_F1_0_WIDTH 8U
- #define LPDDR4__MR12_DATA_F1_0__REG DENALI_CTL_179
- #define LPDDR4__MR12_DATA_F1_0__FLD LPDDR4__DENALI_CTL_179__MR12_DATA_F1_0
- #define LPDDR4__DENALI_CTL_179__MR12_DATA_F2_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_179__MR12_DATA_F2_0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_179__MR12_DATA_F2_0_WIDTH 8U
- #define LPDDR4__MR12_DATA_F2_0__REG DENALI_CTL_179
- #define LPDDR4__MR12_DATA_F2_0__FLD LPDDR4__DENALI_CTL_179__MR12_DATA_F2_0
- #define LPDDR4__DENALI_CTL_180_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_180_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_180__MR13_DATA_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_180__MR13_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_180__MR13_DATA_0_WIDTH 8U
- #define LPDDR4__MR13_DATA_0__REG DENALI_CTL_180
- #define LPDDR4__MR13_DATA_0__FLD LPDDR4__DENALI_CTL_180__MR13_DATA_0
- #define LPDDR4__DENALI_CTL_180__MR14_DATA_F0_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_180__MR14_DATA_F0_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_180__MR14_DATA_F0_0_WIDTH 8U
- #define LPDDR4__MR14_DATA_F0_0__REG DENALI_CTL_180
- #define LPDDR4__MR14_DATA_F0_0__FLD LPDDR4__DENALI_CTL_180__MR14_DATA_F0_0
- #define LPDDR4__DENALI_CTL_180__MR14_DATA_F1_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_180__MR14_DATA_F1_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_180__MR14_DATA_F1_0_WIDTH 8U
- #define LPDDR4__MR14_DATA_F1_0__REG DENALI_CTL_180
- #define LPDDR4__MR14_DATA_F1_0__FLD LPDDR4__DENALI_CTL_180__MR14_DATA_F1_0
- #define LPDDR4__DENALI_CTL_180__MR14_DATA_F2_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_180__MR14_DATA_F2_0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_180__MR14_DATA_F2_0_WIDTH 8U
- #define LPDDR4__MR14_DATA_F2_0__REG DENALI_CTL_180
- #define LPDDR4__MR14_DATA_F2_0__FLD LPDDR4__DENALI_CTL_180__MR14_DATA_F2_0
- #define LPDDR4__DENALI_CTL_181_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_181_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_181__MR16_DATA_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_181__MR16_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_181__MR16_DATA_0_WIDTH 8U
- #define LPDDR4__MR16_DATA_0__REG DENALI_CTL_181
- #define LPDDR4__MR16_DATA_0__FLD LPDDR4__DENALI_CTL_181__MR16_DATA_0
- #define LPDDR4__DENALI_CTL_181__MR17_DATA_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_181__MR17_DATA_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_181__MR17_DATA_0_WIDTH 8U
- #define LPDDR4__MR17_DATA_0__REG DENALI_CTL_181
- #define LPDDR4__MR17_DATA_0__FLD LPDDR4__DENALI_CTL_181__MR17_DATA_0
- #define LPDDR4__DENALI_CTL_181__MR20_DATA_0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_181__MR20_DATA_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_181__MR20_DATA_0_WIDTH 8U
- #define LPDDR4__MR20_DATA_0__REG DENALI_CTL_181
- #define LPDDR4__MR20_DATA_0__FLD LPDDR4__DENALI_CTL_181__MR20_DATA_0
- #define LPDDR4__DENALI_CTL_181__MR22_DATA_F0_0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_181__MR22_DATA_F0_0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_181__MR22_DATA_F0_0_WIDTH 8U
- #define LPDDR4__MR22_DATA_F0_0__REG DENALI_CTL_181
- #define LPDDR4__MR22_DATA_F0_0__FLD LPDDR4__DENALI_CTL_181__MR22_DATA_F0_0
- #define LPDDR4__DENALI_CTL_182_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_182_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_182__MR22_DATA_F1_0_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_182__MR22_DATA_F1_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_182__MR22_DATA_F1_0_WIDTH 8U
- #define LPDDR4__MR22_DATA_F1_0__REG DENALI_CTL_182
- #define LPDDR4__MR22_DATA_F1_0__FLD LPDDR4__DENALI_CTL_182__MR22_DATA_F1_0
- #define LPDDR4__DENALI_CTL_182__MR22_DATA_F2_0_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_182__MR22_DATA_F2_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_182__MR22_DATA_F2_0_WIDTH 8U
- #define LPDDR4__MR22_DATA_F2_0__REG DENALI_CTL_182
- #define LPDDR4__MR22_DATA_F2_0__FLD LPDDR4__DENALI_CTL_182__MR22_DATA_F2_0
- #define LPDDR4__DENALI_CTL_182__MR1_DATA_F0_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_182__MR1_DATA_F0_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_182__MR1_DATA_F0_1_WIDTH 8U
- #define LPDDR4__MR1_DATA_F0_1__REG DENALI_CTL_182
- #define LPDDR4__MR1_DATA_F0_1__FLD LPDDR4__DENALI_CTL_182__MR1_DATA_F0_1
- #define LPDDR4__DENALI_CTL_182__MR2_DATA_F0_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_182__MR2_DATA_F0_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_182__MR2_DATA_F0_1_WIDTH 8U
- #define LPDDR4__MR2_DATA_F0_1__REG DENALI_CTL_182
- #define LPDDR4__MR2_DATA_F0_1__FLD LPDDR4__DENALI_CTL_182__MR2_DATA_F0_1
- #define LPDDR4__DENALI_CTL_183_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_183_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_183__MR1_DATA_F1_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_183__MR1_DATA_F1_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_183__MR1_DATA_F1_1_WIDTH 8U
- #define LPDDR4__MR1_DATA_F1_1__REG DENALI_CTL_183
- #define LPDDR4__MR1_DATA_F1_1__FLD LPDDR4__DENALI_CTL_183__MR1_DATA_F1_1
- #define LPDDR4__DENALI_CTL_183__MR2_DATA_F1_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_183__MR2_DATA_F1_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_183__MR2_DATA_F1_1_WIDTH 8U
- #define LPDDR4__MR2_DATA_F1_1__REG DENALI_CTL_183
- #define LPDDR4__MR2_DATA_F1_1__FLD LPDDR4__DENALI_CTL_183__MR2_DATA_F1_1
- #define LPDDR4__DENALI_CTL_183__MR1_DATA_F2_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_183__MR1_DATA_F2_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_183__MR1_DATA_F2_1_WIDTH 8U
- #define LPDDR4__MR1_DATA_F2_1__REG DENALI_CTL_183
- #define LPDDR4__MR1_DATA_F2_1__FLD LPDDR4__DENALI_CTL_183__MR1_DATA_F2_1
- #define LPDDR4__DENALI_CTL_183__MR2_DATA_F2_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_183__MR2_DATA_F2_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_183__MR2_DATA_F2_1_WIDTH 8U
- #define LPDDR4__MR2_DATA_F2_1__REG DENALI_CTL_183
- #define LPDDR4__MR2_DATA_F2_1__FLD LPDDR4__DENALI_CTL_183__MR2_DATA_F2_1
- #define LPDDR4__DENALI_CTL_184_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_184_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_184__MRSINGLE_DATA_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_184__MRSINGLE_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_184__MRSINGLE_DATA_1_WIDTH 8U
- #define LPDDR4__MRSINGLE_DATA_1__REG DENALI_CTL_184
- #define LPDDR4__MRSINGLE_DATA_1__FLD LPDDR4__DENALI_CTL_184__MRSINGLE_DATA_1
- #define LPDDR4__DENALI_CTL_184__MR3_DATA_F0_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_184__MR3_DATA_F0_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_184__MR3_DATA_F0_1_WIDTH 8U
- #define LPDDR4__MR3_DATA_F0_1__REG DENALI_CTL_184
- #define LPDDR4__MR3_DATA_F0_1__FLD LPDDR4__DENALI_CTL_184__MR3_DATA_F0_1
- #define LPDDR4__DENALI_CTL_184__MR3_DATA_F1_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_184__MR3_DATA_F1_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_184__MR3_DATA_F1_1_WIDTH 8U
- #define LPDDR4__MR3_DATA_F1_1__REG DENALI_CTL_184
- #define LPDDR4__MR3_DATA_F1_1__FLD LPDDR4__DENALI_CTL_184__MR3_DATA_F1_1
- #define LPDDR4__DENALI_CTL_184__MR3_DATA_F2_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_184__MR3_DATA_F2_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_184__MR3_DATA_F2_1_WIDTH 8U
- #define LPDDR4__MR3_DATA_F2_1__REG DENALI_CTL_184
- #define LPDDR4__MR3_DATA_F2_1__FLD LPDDR4__DENALI_CTL_184__MR3_DATA_F2_1
- #define LPDDR4__DENALI_CTL_185_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_185_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_185__MR4_DATA_F0_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_185__MR4_DATA_F0_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_185__MR4_DATA_F0_1_WIDTH 8U
- #define LPDDR4__MR4_DATA_F0_1__REG DENALI_CTL_185
- #define LPDDR4__MR4_DATA_F0_1__FLD LPDDR4__DENALI_CTL_185__MR4_DATA_F0_1
- #define LPDDR4__DENALI_CTL_185__MR4_DATA_F1_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_185__MR4_DATA_F1_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_185__MR4_DATA_F1_1_WIDTH 8U
- #define LPDDR4__MR4_DATA_F1_1__REG DENALI_CTL_185
- #define LPDDR4__MR4_DATA_F1_1__FLD LPDDR4__DENALI_CTL_185__MR4_DATA_F1_1
- #define LPDDR4__DENALI_CTL_185__MR4_DATA_F2_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_185__MR4_DATA_F2_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_185__MR4_DATA_F2_1_WIDTH 8U
- #define LPDDR4__MR4_DATA_F2_1__REG DENALI_CTL_185
- #define LPDDR4__MR4_DATA_F2_1__FLD LPDDR4__DENALI_CTL_185__MR4_DATA_F2_1
- #define LPDDR4__DENALI_CTL_185__MR8_DATA_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_185__MR8_DATA_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_185__MR8_DATA_1_WIDTH 8U
- #define LPDDR4__MR8_DATA_1__REG DENALI_CTL_185
- #define LPDDR4__MR8_DATA_1__FLD LPDDR4__DENALI_CTL_185__MR8_DATA_1
- #define LPDDR4__DENALI_CTL_186_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_186_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_186__MR11_DATA_F0_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_186__MR11_DATA_F0_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_186__MR11_DATA_F0_1_WIDTH 8U
- #define LPDDR4__MR11_DATA_F0_1__REG DENALI_CTL_186
- #define LPDDR4__MR11_DATA_F0_1__FLD LPDDR4__DENALI_CTL_186__MR11_DATA_F0_1
- #define LPDDR4__DENALI_CTL_186__MR11_DATA_F1_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_186__MR11_DATA_F1_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_186__MR11_DATA_F1_1_WIDTH 8U
- #define LPDDR4__MR11_DATA_F1_1__REG DENALI_CTL_186
- #define LPDDR4__MR11_DATA_F1_1__FLD LPDDR4__DENALI_CTL_186__MR11_DATA_F1_1
- #define LPDDR4__DENALI_CTL_186__MR11_DATA_F2_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_186__MR11_DATA_F2_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_186__MR11_DATA_F2_1_WIDTH 8U
- #define LPDDR4__MR11_DATA_F2_1__REG DENALI_CTL_186
- #define LPDDR4__MR11_DATA_F2_1__FLD LPDDR4__DENALI_CTL_186__MR11_DATA_F2_1
- #define LPDDR4__DENALI_CTL_186__MR12_DATA_F0_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_186__MR12_DATA_F0_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_186__MR12_DATA_F0_1_WIDTH 8U
- #define LPDDR4__MR12_DATA_F0_1__REG DENALI_CTL_186
- #define LPDDR4__MR12_DATA_F0_1__FLD LPDDR4__DENALI_CTL_186__MR12_DATA_F0_1
- #define LPDDR4__DENALI_CTL_187_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_187_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_187__MR12_DATA_F1_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_187__MR12_DATA_F1_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_187__MR12_DATA_F1_1_WIDTH 8U
- #define LPDDR4__MR12_DATA_F1_1__REG DENALI_CTL_187
- #define LPDDR4__MR12_DATA_F1_1__FLD LPDDR4__DENALI_CTL_187__MR12_DATA_F1_1
- #define LPDDR4__DENALI_CTL_187__MR12_DATA_F2_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_187__MR12_DATA_F2_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_187__MR12_DATA_F2_1_WIDTH 8U
- #define LPDDR4__MR12_DATA_F2_1__REG DENALI_CTL_187
- #define LPDDR4__MR12_DATA_F2_1__FLD LPDDR4__DENALI_CTL_187__MR12_DATA_F2_1
- #define LPDDR4__DENALI_CTL_187__MR13_DATA_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_187__MR13_DATA_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_187__MR13_DATA_1_WIDTH 8U
- #define LPDDR4__MR13_DATA_1__REG DENALI_CTL_187
- #define LPDDR4__MR13_DATA_1__FLD LPDDR4__DENALI_CTL_187__MR13_DATA_1
- #define LPDDR4__DENALI_CTL_187__MR14_DATA_F0_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_187__MR14_DATA_F0_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_187__MR14_DATA_F0_1_WIDTH 8U
- #define LPDDR4__MR14_DATA_F0_1__REG DENALI_CTL_187
- #define LPDDR4__MR14_DATA_F0_1__FLD LPDDR4__DENALI_CTL_187__MR14_DATA_F0_1
- #define LPDDR4__DENALI_CTL_188_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_188_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_188__MR14_DATA_F1_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_188__MR14_DATA_F1_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_188__MR14_DATA_F1_1_WIDTH 8U
- #define LPDDR4__MR14_DATA_F1_1__REG DENALI_CTL_188
- #define LPDDR4__MR14_DATA_F1_1__FLD LPDDR4__DENALI_CTL_188__MR14_DATA_F1_1
- #define LPDDR4__DENALI_CTL_188__MR14_DATA_F2_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_188__MR14_DATA_F2_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_188__MR14_DATA_F2_1_WIDTH 8U
- #define LPDDR4__MR14_DATA_F2_1__REG DENALI_CTL_188
- #define LPDDR4__MR14_DATA_F2_1__FLD LPDDR4__DENALI_CTL_188__MR14_DATA_F2_1
- #define LPDDR4__DENALI_CTL_188__MR16_DATA_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_188__MR16_DATA_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_188__MR16_DATA_1_WIDTH 8U
- #define LPDDR4__MR16_DATA_1__REG DENALI_CTL_188
- #define LPDDR4__MR16_DATA_1__FLD LPDDR4__DENALI_CTL_188__MR16_DATA_1
- #define LPDDR4__DENALI_CTL_188__MR17_DATA_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_188__MR17_DATA_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_188__MR17_DATA_1_WIDTH 8U
- #define LPDDR4__MR17_DATA_1__REG DENALI_CTL_188
- #define LPDDR4__MR17_DATA_1__FLD LPDDR4__DENALI_CTL_188__MR17_DATA_1
- #define LPDDR4__DENALI_CTL_189_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_189_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_189__MR20_DATA_1_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_189__MR20_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_189__MR20_DATA_1_WIDTH 8U
- #define LPDDR4__MR20_DATA_1__REG DENALI_CTL_189
- #define LPDDR4__MR20_DATA_1__FLD LPDDR4__DENALI_CTL_189__MR20_DATA_1
- #define LPDDR4__DENALI_CTL_189__MR22_DATA_F0_1_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_189__MR22_DATA_F0_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_189__MR22_DATA_F0_1_WIDTH 8U
- #define LPDDR4__MR22_DATA_F0_1__REG DENALI_CTL_189
- #define LPDDR4__MR22_DATA_F0_1__FLD LPDDR4__DENALI_CTL_189__MR22_DATA_F0_1
- #define LPDDR4__DENALI_CTL_189__MR22_DATA_F1_1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_189__MR22_DATA_F1_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_189__MR22_DATA_F1_1_WIDTH 8U
- #define LPDDR4__MR22_DATA_F1_1__REG DENALI_CTL_189
- #define LPDDR4__MR22_DATA_F1_1__FLD LPDDR4__DENALI_CTL_189__MR22_DATA_F1_1
- #define LPDDR4__DENALI_CTL_189__MR22_DATA_F2_1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_189__MR22_DATA_F2_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_189__MR22_DATA_F2_1_WIDTH 8U
- #define LPDDR4__MR22_DATA_F2_1__REG DENALI_CTL_189
- #define LPDDR4__MR22_DATA_F2_1__FLD LPDDR4__DENALI_CTL_189__MR22_DATA_F2_1
- #define LPDDR4__DENALI_CTL_190_READ_MASK 0x010101FFU
- #define LPDDR4__DENALI_CTL_190_WRITE_MASK 0x010101FFU
- #define LPDDR4__DENALI_CTL_190__MR23_DATA_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_190__MR23_DATA_SHIFT 0U
- #define LPDDR4__DENALI_CTL_190__MR23_DATA_WIDTH 8U
- #define LPDDR4__MR23_DATA__REG DENALI_CTL_190
- #define LPDDR4__MR23_DATA__FLD LPDDR4__DENALI_CTL_190__MR23_DATA
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F0_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F0_WIDTH 1U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F0_WOCLR 0U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F0_WOSET 0U
- #define LPDDR4__MR_FSP_DATA_VALID_F0__REG DENALI_CTL_190
- #define LPDDR4__MR_FSP_DATA_VALID_F0__FLD LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F0
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F1_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F1_WIDTH 1U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F1_WOCLR 0U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F1_WOSET 0U
- #define LPDDR4__MR_FSP_DATA_VALID_F1__REG DENALI_CTL_190
- #define LPDDR4__MR_FSP_DATA_VALID_F1__FLD LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F1
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F2_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F2_WIDTH 1U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F2_WOCLR 0U
- #define LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F2_WOSET 0U
- #define LPDDR4__MR_FSP_DATA_VALID_F2__REG DENALI_CTL_190
- #define LPDDR4__MR_FSP_DATA_VALID_F2__FLD LPDDR4__DENALI_CTL_190__MR_FSP_DATA_VALID_F2
- #define LPDDR4__DENALI_CTL_191_READ_MASK 0x01010103U
- #define LPDDR4__DENALI_CTL_191_WRITE_MASK 0x01010103U
- #define LPDDR4__DENALI_CTL_191__RL3_SUPPORT_EN_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_191__RL3_SUPPORT_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_191__RL3_SUPPORT_EN_WIDTH 2U
- #define LPDDR4__RL3_SUPPORT_EN__REG DENALI_CTL_191
- #define LPDDR4__RL3_SUPPORT_EN__FLD LPDDR4__DENALI_CTL_191__RL3_SUPPORT_EN
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED19_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED19_SHIFT 8U
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED19_WIDTH 1U
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED19_WOCLR 0U
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED19_WOSET 0U
- #define LPDDR4__MC_RESERVED19__REG DENALI_CTL_191
- #define LPDDR4__MC_RESERVED19__FLD LPDDR4__DENALI_CTL_191__MC_RESERVED19
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED20_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED20_SHIFT 16U
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED20_WIDTH 1U
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED20_WOCLR 0U
- #define LPDDR4__DENALI_CTL_191__MC_RESERVED20_WOSET 0U
- #define LPDDR4__MC_RESERVED20__REG DENALI_CTL_191
- #define LPDDR4__MC_RESERVED20__FLD LPDDR4__DENALI_CTL_191__MC_RESERVED20
- #define LPDDR4__DENALI_CTL_191__FSP_PHY_UPDATE_MRW_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_191__FSP_PHY_UPDATE_MRW_SHIFT 24U
- #define LPDDR4__DENALI_CTL_191__FSP_PHY_UPDATE_MRW_WIDTH 1U
- #define LPDDR4__DENALI_CTL_191__FSP_PHY_UPDATE_MRW_WOCLR 0U
- #define LPDDR4__DENALI_CTL_191__FSP_PHY_UPDATE_MRW_WOSET 0U
- #define LPDDR4__FSP_PHY_UPDATE_MRW__REG DENALI_CTL_191
- #define LPDDR4__FSP_PHY_UPDATE_MRW__FLD LPDDR4__DENALI_CTL_191__FSP_PHY_UPDATE_MRW
- #define LPDDR4__DENALI_CTL_192_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_192_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_192__DFS_ALWAYS_WRITE_FSP_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_192__DFS_ALWAYS_WRITE_FSP_SHIFT 0U
- #define LPDDR4__DENALI_CTL_192__DFS_ALWAYS_WRITE_FSP_WIDTH 1U
- #define LPDDR4__DENALI_CTL_192__DFS_ALWAYS_WRITE_FSP_WOCLR 0U
- #define LPDDR4__DENALI_CTL_192__DFS_ALWAYS_WRITE_FSP_WOSET 0U
- #define LPDDR4__DFS_ALWAYS_WRITE_FSP__REG DENALI_CTL_192
- #define LPDDR4__DFS_ALWAYS_WRITE_FSP__FLD LPDDR4__DENALI_CTL_192__DFS_ALWAYS_WRITE_FSP
- #define LPDDR4__DENALI_CTL_192__FSP_STATUS_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_192__FSP_STATUS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_192__FSP_STATUS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_192__FSP_STATUS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_192__FSP_STATUS_WOSET 0U
- #define LPDDR4__FSP_STATUS__REG DENALI_CTL_192
- #define LPDDR4__FSP_STATUS__FLD LPDDR4__DENALI_CTL_192__FSP_STATUS
- #define LPDDR4__DENALI_CTL_192__FSP_OP_CURRENT_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_192__FSP_OP_CURRENT_SHIFT 16U
- #define LPDDR4__DENALI_CTL_192__FSP_OP_CURRENT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_192__FSP_OP_CURRENT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_192__FSP_OP_CURRENT_WOSET 0U
- #define LPDDR4__FSP_OP_CURRENT__REG DENALI_CTL_192
- #define LPDDR4__FSP_OP_CURRENT__FLD LPDDR4__DENALI_CTL_192__FSP_OP_CURRENT
- #define LPDDR4__DENALI_CTL_192__FSP_WR_CURRENT_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_192__FSP_WR_CURRENT_SHIFT 24U
- #define LPDDR4__DENALI_CTL_192__FSP_WR_CURRENT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_192__FSP_WR_CURRENT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_192__FSP_WR_CURRENT_WOSET 0U
- #define LPDDR4__FSP_WR_CURRENT__REG DENALI_CTL_192
- #define LPDDR4__FSP_WR_CURRENT__FLD LPDDR4__DENALI_CTL_192__FSP_WR_CURRENT
- #define LPDDR4__DENALI_CTL_193_READ_MASK 0x03030101U
- #define LPDDR4__DENALI_CTL_193_WRITE_MASK 0x03030101U
- #define LPDDR4__DENALI_CTL_193__FSP0_FRC_VALID_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_193__FSP0_FRC_VALID_SHIFT 0U
- #define LPDDR4__DENALI_CTL_193__FSP0_FRC_VALID_WIDTH 1U
- #define LPDDR4__DENALI_CTL_193__FSP0_FRC_VALID_WOCLR 0U
- #define LPDDR4__DENALI_CTL_193__FSP0_FRC_VALID_WOSET 0U
- #define LPDDR4__FSP0_FRC_VALID__REG DENALI_CTL_193
- #define LPDDR4__FSP0_FRC_VALID__FLD LPDDR4__DENALI_CTL_193__FSP0_FRC_VALID
- #define LPDDR4__DENALI_CTL_193__FSP1_FRC_VALID_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_193__FSP1_FRC_VALID_SHIFT 8U
- #define LPDDR4__DENALI_CTL_193__FSP1_FRC_VALID_WIDTH 1U
- #define LPDDR4__DENALI_CTL_193__FSP1_FRC_VALID_WOCLR 0U
- #define LPDDR4__DENALI_CTL_193__FSP1_FRC_VALID_WOSET 0U
- #define LPDDR4__FSP1_FRC_VALID__REG DENALI_CTL_193
- #define LPDDR4__FSP1_FRC_VALID__FLD LPDDR4__DENALI_CTL_193__FSP1_FRC_VALID
- #define LPDDR4__DENALI_CTL_193__FSP0_FRC_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_193__FSP0_FRC_SHIFT 16U
- #define LPDDR4__DENALI_CTL_193__FSP0_FRC_WIDTH 2U
- #define LPDDR4__FSP0_FRC__REG DENALI_CTL_193
- #define LPDDR4__FSP0_FRC__FLD LPDDR4__DENALI_CTL_193__FSP0_FRC
- #define LPDDR4__DENALI_CTL_193__FSP1_FRC_MASK 0x03000000U
- #define LPDDR4__DENALI_CTL_193__FSP1_FRC_SHIFT 24U
- #define LPDDR4__DENALI_CTL_193__FSP1_FRC_WIDTH 2U
- #define LPDDR4__FSP1_FRC__REG DENALI_CTL_193
- #define LPDDR4__FSP1_FRC__FLD LPDDR4__DENALI_CTL_193__FSP1_FRC
- #define LPDDR4__DENALI_CTL_194_READ_MASK 0x013F0300U
- #define LPDDR4__DENALI_CTL_194_WRITE_MASK 0x013F0300U
- #define LPDDR4__DENALI_CTL_194__BIST_GO_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_194__BIST_GO_SHIFT 0U
- #define LPDDR4__DENALI_CTL_194__BIST_GO_WIDTH 1U
- #define LPDDR4__DENALI_CTL_194__BIST_GO_WOCLR 0U
- #define LPDDR4__DENALI_CTL_194__BIST_GO_WOSET 0U
- #define LPDDR4__BIST_GO__REG DENALI_CTL_194
- #define LPDDR4__BIST_GO__FLD LPDDR4__DENALI_CTL_194__BIST_GO
- #define LPDDR4__DENALI_CTL_194__BIST_RESULT_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_194__BIST_RESULT_SHIFT 8U
- #define LPDDR4__DENALI_CTL_194__BIST_RESULT_WIDTH 2U
- #define LPDDR4__BIST_RESULT__REG DENALI_CTL_194
- #define LPDDR4__BIST_RESULT__FLD LPDDR4__DENALI_CTL_194__BIST_RESULT
- #define LPDDR4__DENALI_CTL_194__ADDR_SPACE_MASK 0x003F0000U
- #define LPDDR4__DENALI_CTL_194__ADDR_SPACE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_194__ADDR_SPACE_WIDTH 6U
- #define LPDDR4__ADDR_SPACE__REG DENALI_CTL_194
- #define LPDDR4__ADDR_SPACE__FLD LPDDR4__DENALI_CTL_194__ADDR_SPACE
- #define LPDDR4__DENALI_CTL_194__BIST_DATA_CHECK_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_194__BIST_DATA_CHECK_SHIFT 24U
- #define LPDDR4__DENALI_CTL_194__BIST_DATA_CHECK_WIDTH 1U
- #define LPDDR4__DENALI_CTL_194__BIST_DATA_CHECK_WOCLR 0U
- #define LPDDR4__DENALI_CTL_194__BIST_DATA_CHECK_WOSET 0U
- #define LPDDR4__BIST_DATA_CHECK__REG DENALI_CTL_194
- #define LPDDR4__BIST_DATA_CHECK__FLD LPDDR4__DENALI_CTL_194__BIST_DATA_CHECK
- #define LPDDR4__DENALI_CTL_195_READ_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_195_WRITE_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_195__BIST_ADDR_CHECK_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_195__BIST_ADDR_CHECK_SHIFT 0U
- #define LPDDR4__DENALI_CTL_195__BIST_ADDR_CHECK_WIDTH 1U
- #define LPDDR4__DENALI_CTL_195__BIST_ADDR_CHECK_WOCLR 0U
- #define LPDDR4__DENALI_CTL_195__BIST_ADDR_CHECK_WOSET 0U
- #define LPDDR4__BIST_ADDR_CHECK__REG DENALI_CTL_195
- #define LPDDR4__BIST_ADDR_CHECK__FLD LPDDR4__DENALI_CTL_195__BIST_ADDR_CHECK
- #define LPDDR4__DENALI_CTL_196_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_196_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_196__BIST_START_ADDRESS_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_196__BIST_START_ADDRESS_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_196__BIST_START_ADDRESS_0_WIDTH 32U
- #define LPDDR4__BIST_START_ADDRESS_0__REG DENALI_CTL_196
- #define LPDDR4__BIST_START_ADDRESS_0__FLD LPDDR4__DENALI_CTL_196__BIST_START_ADDRESS_0
- #define LPDDR4__DENALI_CTL_197_READ_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_197_WRITE_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_197__BIST_START_ADDRESS_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_197__BIST_START_ADDRESS_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_197__BIST_START_ADDRESS_1_WIDTH 3U
- #define LPDDR4__BIST_START_ADDRESS_1__REG DENALI_CTL_197
- #define LPDDR4__BIST_START_ADDRESS_1__FLD LPDDR4__DENALI_CTL_197__BIST_START_ADDRESS_1
- #define LPDDR4__DENALI_CTL_198_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_198_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_198__BIST_DATA_MASK_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_198__BIST_DATA_MASK_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_198__BIST_DATA_MASK_0_WIDTH 32U
- #define LPDDR4__BIST_DATA_MASK_0__REG DENALI_CTL_198
- #define LPDDR4__BIST_DATA_MASK_0__FLD LPDDR4__DENALI_CTL_198__BIST_DATA_MASK_0
- #define LPDDR4__DENALI_CTL_199_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_199_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_199__BIST_DATA_MASK_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_199__BIST_DATA_MASK_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_199__BIST_DATA_MASK_1_WIDTH 32U
- #define LPDDR4__BIST_DATA_MASK_1__REG DENALI_CTL_199
- #define LPDDR4__BIST_DATA_MASK_1__FLD LPDDR4__DENALI_CTL_199__BIST_DATA_MASK_1
- #define LPDDR4__DENALI_CTL_200_READ_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_200_WRITE_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_200__BIST_TEST_MODE_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_200__BIST_TEST_MODE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_200__BIST_TEST_MODE_WIDTH 3U
- #define LPDDR4__BIST_TEST_MODE__REG DENALI_CTL_200
- #define LPDDR4__BIST_TEST_MODE__FLD LPDDR4__DENALI_CTL_200__BIST_TEST_MODE
- #define LPDDR4__DENALI_CTL_201_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_201_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_201__BIST_DATA_PATTERN_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_201__BIST_DATA_PATTERN_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_201__BIST_DATA_PATTERN_0_WIDTH 32U
- #define LPDDR4__BIST_DATA_PATTERN_0__REG DENALI_CTL_201
- #define LPDDR4__BIST_DATA_PATTERN_0__FLD LPDDR4__DENALI_CTL_201__BIST_DATA_PATTERN_0
- #define LPDDR4__DENALI_CTL_202_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_202_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_202__BIST_DATA_PATTERN_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_202__BIST_DATA_PATTERN_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_202__BIST_DATA_PATTERN_1_WIDTH 32U
- #define LPDDR4__BIST_DATA_PATTERN_1__REG DENALI_CTL_202
- #define LPDDR4__BIST_DATA_PATTERN_1__FLD LPDDR4__DENALI_CTL_202__BIST_DATA_PATTERN_1
- #define LPDDR4__DENALI_CTL_203_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_203_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_203__BIST_DATA_PATTERN_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_203__BIST_DATA_PATTERN_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_203__BIST_DATA_PATTERN_2_WIDTH 32U
- #define LPDDR4__BIST_DATA_PATTERN_2__REG DENALI_CTL_203
- #define LPDDR4__BIST_DATA_PATTERN_2__FLD LPDDR4__DENALI_CTL_203__BIST_DATA_PATTERN_2
- #define LPDDR4__DENALI_CTL_204_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_204_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_204__BIST_DATA_PATTERN_3_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_204__BIST_DATA_PATTERN_3_SHIFT 0U
- #define LPDDR4__DENALI_CTL_204__BIST_DATA_PATTERN_3_WIDTH 32U
- #define LPDDR4__BIST_DATA_PATTERN_3__REG DENALI_CTL_204
- #define LPDDR4__BIST_DATA_PATTERN_3__FLD LPDDR4__DENALI_CTL_204__BIST_DATA_PATTERN_3
- #define LPDDR4__DENALI_CTL_205_READ_MASK 0x0FFF0100U
- #define LPDDR4__DENALI_CTL_205_WRITE_MASK 0x0FFF0100U
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_EXIT_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_EXIT_SHIFT 0U
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_EXIT_WOSET 0U
- #define LPDDR4__BIST_RET_STATE_EXIT__REG DENALI_CTL_205
- #define LPDDR4__BIST_RET_STATE_EXIT__FLD LPDDR4__DENALI_CTL_205__BIST_RET_STATE_EXIT
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_SHIFT 8U
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_205__BIST_RET_STATE_WOSET 0U
- #define LPDDR4__BIST_RET_STATE__REG DENALI_CTL_205
- #define LPDDR4__BIST_RET_STATE__FLD LPDDR4__DENALI_CTL_205__BIST_RET_STATE
- #define LPDDR4__DENALI_CTL_205__BIST_ERR_STOP_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_CTL_205__BIST_ERR_STOP_SHIFT 16U
- #define LPDDR4__DENALI_CTL_205__BIST_ERR_STOP_WIDTH 12U
- #define LPDDR4__BIST_ERR_STOP__REG DENALI_CTL_205
- #define LPDDR4__BIST_ERR_STOP__FLD LPDDR4__DENALI_CTL_205__BIST_ERR_STOP
- #define LPDDR4__DENALI_CTL_206_READ_MASK 0x07030FFFU
- #define LPDDR4__DENALI_CTL_206_WRITE_MASK 0x07030FFFU
- #define LPDDR4__DENALI_CTL_206__BIST_ERR_COUNT_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_206__BIST_ERR_COUNT_SHIFT 0U
- #define LPDDR4__DENALI_CTL_206__BIST_ERR_COUNT_WIDTH 12U
- #define LPDDR4__BIST_ERR_COUNT__REG DENALI_CTL_206
- #define LPDDR4__BIST_ERR_COUNT__FLD LPDDR4__DENALI_CTL_206__BIST_ERR_COUNT
- #define LPDDR4__DENALI_CTL_206__ECC_ENABLE_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_206__ECC_ENABLE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_206__ECC_ENABLE_WIDTH 2U
- #define LPDDR4__ECC_ENABLE__REG DENALI_CTL_206
- #define LPDDR4__ECC_ENABLE__FLD LPDDR4__DENALI_CTL_206__ECC_ENABLE
- #define LPDDR4__DENALI_CTL_206__INLINE_ECC_BANK_OFFSET_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_206__INLINE_ECC_BANK_OFFSET_SHIFT 24U
- #define LPDDR4__DENALI_CTL_206__INLINE_ECC_BANK_OFFSET_WIDTH 3U
- #define LPDDR4__INLINE_ECC_BANK_OFFSET__REG DENALI_CTL_206
- #define LPDDR4__INLINE_ECC_BANK_OFFSET__FLD LPDDR4__DENALI_CTL_206__INLINE_ECC_BANK_OFFSET
- #define LPDDR4__DENALI_CTL_207_READ_MASK 0x010F0101U
- #define LPDDR4__DENALI_CTL_207_WRITE_MASK 0x010F0101U
- #define LPDDR4__DENALI_CTL_207__ECC_READ_CACHING_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_207__ECC_READ_CACHING_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_207__ECC_READ_CACHING_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_207__ECC_READ_CACHING_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_207__ECC_READ_CACHING_EN_WOSET 0U
- #define LPDDR4__ECC_READ_CACHING_EN__REG DENALI_CTL_207
- #define LPDDR4__ECC_READ_CACHING_EN__FLD LPDDR4__DENALI_CTL_207__ECC_READ_CACHING_EN
- #define LPDDR4__DENALI_CTL_207__ECC_WRITE_COMBINING_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_207__ECC_WRITE_COMBINING_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_207__ECC_WRITE_COMBINING_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_207__ECC_WRITE_COMBINING_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_207__ECC_WRITE_COMBINING_EN_WOSET 0U
- #define LPDDR4__ECC_WRITE_COMBINING_EN__REG DENALI_CTL_207
- #define LPDDR4__ECC_WRITE_COMBINING_EN__FLD LPDDR4__DENALI_CTL_207__ECC_WRITE_COMBINING_EN
- #define LPDDR4__DENALI_CTL_207__MC_RESERVED21_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_207__MC_RESERVED21_SHIFT 16U
- #define LPDDR4__DENALI_CTL_207__MC_RESERVED21_WIDTH 4U
- #define LPDDR4__MC_RESERVED21__REG DENALI_CTL_207
- #define LPDDR4__MC_RESERVED21__FLD LPDDR4__DENALI_CTL_207__MC_RESERVED21
- #define LPDDR4__DENALI_CTL_207__MC_RESERVED22_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_207__MC_RESERVED22_SHIFT 24U
- #define LPDDR4__DENALI_CTL_207__MC_RESERVED22_WIDTH 1U
- #define LPDDR4__DENALI_CTL_207__MC_RESERVED22_WOCLR 0U
- #define LPDDR4__DENALI_CTL_207__MC_RESERVED22_WOSET 0U
- #define LPDDR4__MC_RESERVED22__REG DENALI_CTL_207
- #define LPDDR4__MC_RESERVED22__FLD LPDDR4__DENALI_CTL_207__MC_RESERVED22
- #define LPDDR4__DENALI_CTL_208_READ_MASK 0x01FFFF01U
- #define LPDDR4__DENALI_CTL_208_WRITE_MASK 0x01FFFF01U
- #define LPDDR4__DENALI_CTL_208__FWC_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_208__FWC_SHIFT 0U
- #define LPDDR4__DENALI_CTL_208__FWC_WIDTH 1U
- #define LPDDR4__DENALI_CTL_208__FWC_WOCLR 0U
- #define LPDDR4__DENALI_CTL_208__FWC_WOSET 0U
- #define LPDDR4__FWC__REG DENALI_CTL_208
- #define LPDDR4__FWC__FLD LPDDR4__DENALI_CTL_208__FWC
- #define LPDDR4__DENALI_CTL_208__XOR_CHECK_BITS_MASK 0x00FFFF00U
- #define LPDDR4__DENALI_CTL_208__XOR_CHECK_BITS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_208__XOR_CHECK_BITS_WIDTH 16U
- #define LPDDR4__XOR_CHECK_BITS__REG DENALI_CTL_208
- #define LPDDR4__XOR_CHECK_BITS__FLD LPDDR4__DENALI_CTL_208__XOR_CHECK_BITS
- #define LPDDR4__DENALI_CTL_208__ECC_WRITEBACK_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_208__ECC_WRITEBACK_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_208__ECC_WRITEBACK_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_208__ECC_WRITEBACK_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_208__ECC_WRITEBACK_EN_WOSET 0U
- #define LPDDR4__ECC_WRITEBACK_EN__REG DENALI_CTL_208
- #define LPDDR4__ECC_WRITEBACK_EN__FLD LPDDR4__DENALI_CTL_208__ECC_WRITEBACK_EN
- #define LPDDR4__DENALI_CTL_209_READ_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_209_WRITE_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_209__ECC_DISABLE_W_UC_ERR_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_209__ECC_DISABLE_W_UC_ERR_SHIFT 0U
- #define LPDDR4__DENALI_CTL_209__ECC_DISABLE_W_UC_ERR_WIDTH 1U
- #define LPDDR4__DENALI_CTL_209__ECC_DISABLE_W_UC_ERR_WOCLR 0U
- #define LPDDR4__DENALI_CTL_209__ECC_DISABLE_W_UC_ERR_WOSET 0U
- #define LPDDR4__ECC_DISABLE_W_UC_ERR__REG DENALI_CTL_209
- #define LPDDR4__ECC_DISABLE_W_UC_ERR__FLD LPDDR4__DENALI_CTL_209__ECC_DISABLE_W_UC_ERR
- #define LPDDR4__DENALI_CTL_210_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_210_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_210__ECC_U_ADDR_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_210__ECC_U_ADDR_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_210__ECC_U_ADDR_0_WIDTH 32U
- #define LPDDR4__ECC_U_ADDR_0__REG DENALI_CTL_210
- #define LPDDR4__ECC_U_ADDR_0__FLD LPDDR4__DENALI_CTL_210__ECC_U_ADDR_0
- #define LPDDR4__DENALI_CTL_211_READ_MASK 0x0000FF07U
- #define LPDDR4__DENALI_CTL_211_WRITE_MASK 0x0000FF07U
- #define LPDDR4__DENALI_CTL_211__ECC_U_ADDR_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_211__ECC_U_ADDR_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_211__ECC_U_ADDR_1_WIDTH 3U
- #define LPDDR4__ECC_U_ADDR_1__REG DENALI_CTL_211
- #define LPDDR4__ECC_U_ADDR_1__FLD LPDDR4__DENALI_CTL_211__ECC_U_ADDR_1
- #define LPDDR4__DENALI_CTL_211__ECC_U_SYND_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_211__ECC_U_SYND_SHIFT 8U
- #define LPDDR4__DENALI_CTL_211__ECC_U_SYND_WIDTH 8U
- #define LPDDR4__ECC_U_SYND__REG DENALI_CTL_211
- #define LPDDR4__ECC_U_SYND__FLD LPDDR4__DENALI_CTL_211__ECC_U_SYND
- #define LPDDR4__DENALI_CTL_212_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_212_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_212__ECC_U_DATA_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_212__ECC_U_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_212__ECC_U_DATA_0_WIDTH 32U
- #define LPDDR4__ECC_U_DATA_0__REG DENALI_CTL_212
- #define LPDDR4__ECC_U_DATA_0__FLD LPDDR4__DENALI_CTL_212__ECC_U_DATA_0
- #define LPDDR4__DENALI_CTL_213_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_213_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_213__ECC_U_DATA_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_213__ECC_U_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_213__ECC_U_DATA_1_WIDTH 32U
- #define LPDDR4__ECC_U_DATA_1__REG DENALI_CTL_213
- #define LPDDR4__ECC_U_DATA_1__FLD LPDDR4__DENALI_CTL_213__ECC_U_DATA_1
- #define LPDDR4__DENALI_CTL_214_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_214_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_214__ECC_C_ADDR_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_214__ECC_C_ADDR_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_214__ECC_C_ADDR_0_WIDTH 32U
- #define LPDDR4__ECC_C_ADDR_0__REG DENALI_CTL_214
- #define LPDDR4__ECC_C_ADDR_0__FLD LPDDR4__DENALI_CTL_214__ECC_C_ADDR_0
- #define LPDDR4__DENALI_CTL_215_READ_MASK 0x0000FF07U
- #define LPDDR4__DENALI_CTL_215_WRITE_MASK 0x0000FF07U
- #define LPDDR4__DENALI_CTL_215__ECC_C_ADDR_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_215__ECC_C_ADDR_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_215__ECC_C_ADDR_1_WIDTH 3U
- #define LPDDR4__ECC_C_ADDR_1__REG DENALI_CTL_215
- #define LPDDR4__ECC_C_ADDR_1__FLD LPDDR4__DENALI_CTL_215__ECC_C_ADDR_1
- #define LPDDR4__DENALI_CTL_215__ECC_C_SYND_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_215__ECC_C_SYND_SHIFT 8U
- #define LPDDR4__DENALI_CTL_215__ECC_C_SYND_WIDTH 8U
- #define LPDDR4__ECC_C_SYND__REG DENALI_CTL_215
- #define LPDDR4__ECC_C_SYND__FLD LPDDR4__DENALI_CTL_215__ECC_C_SYND
- #define LPDDR4__DENALI_CTL_216_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_216_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_216__ECC_C_DATA_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_216__ECC_C_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_216__ECC_C_DATA_0_WIDTH 32U
- #define LPDDR4__ECC_C_DATA_0__REG DENALI_CTL_216
- #define LPDDR4__ECC_C_DATA_0__FLD LPDDR4__DENALI_CTL_216__ECC_C_DATA_0
- #define LPDDR4__DENALI_CTL_217_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_217_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_217__ECC_C_DATA_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_217__ECC_C_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_217__ECC_C_DATA_1_WIDTH 32U
- #define LPDDR4__ECC_C_DATA_1__REG DENALI_CTL_217
- #define LPDDR4__ECC_C_DATA_1__FLD LPDDR4__DENALI_CTL_217__ECC_C_DATA_1
- #define LPDDR4__DENALI_CTL_218_READ_MASK 0x7FFF3F3FU
- #define LPDDR4__DENALI_CTL_218_WRITE_MASK 0x7FFF3F3FU
- #define LPDDR4__DENALI_CTL_218__ECC_U_ID_MASK 0x0000003FU
- #define LPDDR4__DENALI_CTL_218__ECC_U_ID_SHIFT 0U
- #define LPDDR4__DENALI_CTL_218__ECC_U_ID_WIDTH 6U
- #define LPDDR4__ECC_U_ID__REG DENALI_CTL_218
- #define LPDDR4__ECC_U_ID__FLD LPDDR4__DENALI_CTL_218__ECC_U_ID
- #define LPDDR4__DENALI_CTL_218__ECC_C_ID_MASK 0x00003F00U
- #define LPDDR4__DENALI_CTL_218__ECC_C_ID_SHIFT 8U
- #define LPDDR4__DENALI_CTL_218__ECC_C_ID_WIDTH 6U
- #define LPDDR4__ECC_C_ID__REG DENALI_CTL_218
- #define LPDDR4__ECC_C_ID__FLD LPDDR4__DENALI_CTL_218__ECC_C_ID
- #define LPDDR4__DENALI_CTL_218__NON_ECC_REGION_START_ADDR_0_MASK 0x7FFF0000U
- #define LPDDR4__DENALI_CTL_218__NON_ECC_REGION_START_ADDR_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_218__NON_ECC_REGION_START_ADDR_0_WIDTH 15U
- #define LPDDR4__NON_ECC_REGION_START_ADDR_0__REG DENALI_CTL_218
- #define LPDDR4__NON_ECC_REGION_START_ADDR_0__FLD LPDDR4__DENALI_CTL_218__NON_ECC_REGION_START_ADDR_0
- #define LPDDR4__DENALI_CTL_219_READ_MASK 0x7FFF7FFFU
- #define LPDDR4__DENALI_CTL_219_WRITE_MASK 0x7FFF7FFFU
- #define LPDDR4__DENALI_CTL_219__NON_ECC_REGION_END_ADDR_0_MASK 0x00007FFFU
- #define LPDDR4__DENALI_CTL_219__NON_ECC_REGION_END_ADDR_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_219__NON_ECC_REGION_END_ADDR_0_WIDTH 15U
- #define LPDDR4__NON_ECC_REGION_END_ADDR_0__REG DENALI_CTL_219
- #define LPDDR4__NON_ECC_REGION_END_ADDR_0__FLD LPDDR4__DENALI_CTL_219__NON_ECC_REGION_END_ADDR_0
- #define LPDDR4__DENALI_CTL_219__NON_ECC_REGION_START_ADDR_1_MASK 0x7FFF0000U
- #define LPDDR4__DENALI_CTL_219__NON_ECC_REGION_START_ADDR_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_219__NON_ECC_REGION_START_ADDR_1_WIDTH 15U
- #define LPDDR4__NON_ECC_REGION_START_ADDR_1__REG DENALI_CTL_219
- #define LPDDR4__NON_ECC_REGION_START_ADDR_1__FLD LPDDR4__DENALI_CTL_219__NON_ECC_REGION_START_ADDR_1
- #define LPDDR4__DENALI_CTL_220_READ_MASK 0x7FFF7FFFU
- #define LPDDR4__DENALI_CTL_220_WRITE_MASK 0x7FFF7FFFU
- #define LPDDR4__DENALI_CTL_220__NON_ECC_REGION_END_ADDR_1_MASK 0x00007FFFU
- #define LPDDR4__DENALI_CTL_220__NON_ECC_REGION_END_ADDR_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_220__NON_ECC_REGION_END_ADDR_1_WIDTH 15U
- #define LPDDR4__NON_ECC_REGION_END_ADDR_1__REG DENALI_CTL_220
- #define LPDDR4__NON_ECC_REGION_END_ADDR_1__FLD LPDDR4__DENALI_CTL_220__NON_ECC_REGION_END_ADDR_1
- #define LPDDR4__DENALI_CTL_220__NON_ECC_REGION_START_ADDR_2_MASK 0x7FFF0000U
- #define LPDDR4__DENALI_CTL_220__NON_ECC_REGION_START_ADDR_2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_220__NON_ECC_REGION_START_ADDR_2_WIDTH 15U
- #define LPDDR4__NON_ECC_REGION_START_ADDR_2__REG DENALI_CTL_220
- #define LPDDR4__NON_ECC_REGION_START_ADDR_2__FLD LPDDR4__DENALI_CTL_220__NON_ECC_REGION_START_ADDR_2
- #define LPDDR4__DENALI_CTL_221_READ_MASK 0x00077FFFU
- #define LPDDR4__DENALI_CTL_221_WRITE_MASK 0x00077FFFU
- #define LPDDR4__DENALI_CTL_221__NON_ECC_REGION_END_ADDR_2_MASK 0x00007FFFU
- #define LPDDR4__DENALI_CTL_221__NON_ECC_REGION_END_ADDR_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_221__NON_ECC_REGION_END_ADDR_2_WIDTH 15U
- #define LPDDR4__NON_ECC_REGION_END_ADDR_2__REG DENALI_CTL_221
- #define LPDDR4__NON_ECC_REGION_END_ADDR_2__FLD LPDDR4__DENALI_CTL_221__NON_ECC_REGION_END_ADDR_2
- #define LPDDR4__DENALI_CTL_221__NON_ECC_REGION_ENABLE_MASK 0x00070000U
- #define LPDDR4__DENALI_CTL_221__NON_ECC_REGION_ENABLE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_221__NON_ECC_REGION_ENABLE_WIDTH 3U
- #define LPDDR4__NON_ECC_REGION_ENABLE__REG DENALI_CTL_221
- #define LPDDR4__NON_ECC_REGION_ENABLE__FLD LPDDR4__DENALI_CTL_221__NON_ECC_REGION_ENABLE
- #define LPDDR4__DENALI_CTL_221__ECC_SCRUB_START_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_221__ECC_SCRUB_START_SHIFT 24U
- #define LPDDR4__DENALI_CTL_221__ECC_SCRUB_START_WIDTH 1U
- #define LPDDR4__DENALI_CTL_221__ECC_SCRUB_START_WOCLR 0U
- #define LPDDR4__DENALI_CTL_221__ECC_SCRUB_START_WOSET 0U
- #define LPDDR4__ECC_SCRUB_START__REG DENALI_CTL_221
- #define LPDDR4__ECC_SCRUB_START__FLD LPDDR4__DENALI_CTL_221__ECC_SCRUB_START
- #define LPDDR4__DENALI_CTL_222_READ_MASK 0x010FFF01U
- #define LPDDR4__DENALI_CTL_222_WRITE_MASK 0x010FFF01U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_IN_PROGRESS_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_IN_PROGRESS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_IN_PROGRESS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_IN_PROGRESS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_IN_PROGRESS_WOSET 0U
- #define LPDDR4__ECC_SCRUB_IN_PROGRESS__REG DENALI_CTL_222
- #define LPDDR4__ECC_SCRUB_IN_PROGRESS__FLD LPDDR4__DENALI_CTL_222__ECC_SCRUB_IN_PROGRESS
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_LEN_MASK 0x000FFF00U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_LEN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_LEN_WIDTH 12U
- #define LPDDR4__ECC_SCRUB_LEN__REG DENALI_CTL_222
- #define LPDDR4__ECC_SCRUB_LEN__FLD LPDDR4__DENALI_CTL_222__ECC_SCRUB_LEN
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_MODE_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_MODE_SHIFT 24U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_MODE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_MODE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_222__ECC_SCRUB_MODE_WOSET 0U
- #define LPDDR4__ECC_SCRUB_MODE__REG DENALI_CTL_222
- #define LPDDR4__ECC_SCRUB_MODE__FLD LPDDR4__DENALI_CTL_222__ECC_SCRUB_MODE
- #define LPDDR4__DENALI_CTL_223_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_223_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_223__ECC_SCRUB_INTERVAL_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_223__ECC_SCRUB_INTERVAL_SHIFT 0U
- #define LPDDR4__DENALI_CTL_223__ECC_SCRUB_INTERVAL_WIDTH 16U
- #define LPDDR4__ECC_SCRUB_INTERVAL__REG DENALI_CTL_223
- #define LPDDR4__ECC_SCRUB_INTERVAL__FLD LPDDR4__DENALI_CTL_223__ECC_SCRUB_INTERVAL
- #define LPDDR4__DENALI_CTL_223__ECC_SCRUB_IDLE_CNT_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_223__ECC_SCRUB_IDLE_CNT_SHIFT 16U
- #define LPDDR4__DENALI_CTL_223__ECC_SCRUB_IDLE_CNT_WIDTH 16U
- #define LPDDR4__ECC_SCRUB_IDLE_CNT__REG DENALI_CTL_223
- #define LPDDR4__ECC_SCRUB_IDLE_CNT__FLD LPDDR4__DENALI_CTL_223__ECC_SCRUB_IDLE_CNT
- #define LPDDR4__DENALI_CTL_224_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_224_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_224__ECC_SCRUB_START_ADDR_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_224__ECC_SCRUB_START_ADDR_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_224__ECC_SCRUB_START_ADDR_0_WIDTH 32U
- #define LPDDR4__ECC_SCRUB_START_ADDR_0__REG DENALI_CTL_224
- #define LPDDR4__ECC_SCRUB_START_ADDR_0__FLD LPDDR4__DENALI_CTL_224__ECC_SCRUB_START_ADDR_0
- #define LPDDR4__DENALI_CTL_225_READ_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_225_WRITE_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_225__ECC_SCRUB_START_ADDR_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_225__ECC_SCRUB_START_ADDR_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_225__ECC_SCRUB_START_ADDR_1_WIDTH 3U
- #define LPDDR4__ECC_SCRUB_START_ADDR_1__REG DENALI_CTL_225
- #define LPDDR4__ECC_SCRUB_START_ADDR_1__FLD LPDDR4__DENALI_CTL_225__ECC_SCRUB_START_ADDR_1
- #define LPDDR4__DENALI_CTL_226_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_226_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_226__ECC_SCRUB_END_ADDR_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_226__ECC_SCRUB_END_ADDR_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_226__ECC_SCRUB_END_ADDR_0_WIDTH 32U
- #define LPDDR4__ECC_SCRUB_END_ADDR_0__REG DENALI_CTL_226
- #define LPDDR4__ECC_SCRUB_END_ADDR_0__FLD LPDDR4__DENALI_CTL_226__ECC_SCRUB_END_ADDR_0
- #define LPDDR4__DENALI_CTL_227_READ_MASK 0x1F1F1F07U
- #define LPDDR4__DENALI_CTL_227_WRITE_MASK 0x1F1F1F07U
- #define LPDDR4__DENALI_CTL_227__ECC_SCRUB_END_ADDR_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_227__ECC_SCRUB_END_ADDR_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_227__ECC_SCRUB_END_ADDR_1_WIDTH 3U
- #define LPDDR4__ECC_SCRUB_END_ADDR_1__REG DENALI_CTL_227
- #define LPDDR4__ECC_SCRUB_END_ADDR_1__FLD LPDDR4__DENALI_CTL_227__ECC_SCRUB_END_ADDR_1
- #define LPDDR4__DENALI_CTL_227__LONG_COUNT_MASK_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_227__LONG_COUNT_MASK_SHIFT 8U
- #define LPDDR4__DENALI_CTL_227__LONG_COUNT_MASK_WIDTH 5U
- #define LPDDR4__LONG_COUNT_MASK__REG DENALI_CTL_227
- #define LPDDR4__LONG_COUNT_MASK__FLD LPDDR4__DENALI_CTL_227__LONG_COUNT_MASK
- #define LPDDR4__DENALI_CTL_227__AREF_NORM_THRESHOLD_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_227__AREF_NORM_THRESHOLD_SHIFT 16U
- #define LPDDR4__DENALI_CTL_227__AREF_NORM_THRESHOLD_WIDTH 5U
- #define LPDDR4__AREF_NORM_THRESHOLD__REG DENALI_CTL_227
- #define LPDDR4__AREF_NORM_THRESHOLD__FLD LPDDR4__DENALI_CTL_227__AREF_NORM_THRESHOLD
- #define LPDDR4__DENALI_CTL_227__AREF_HIGH_THRESHOLD_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_227__AREF_HIGH_THRESHOLD_SHIFT 24U
- #define LPDDR4__DENALI_CTL_227__AREF_HIGH_THRESHOLD_WIDTH 5U
- #define LPDDR4__AREF_HIGH_THRESHOLD__REG DENALI_CTL_227
- #define LPDDR4__AREF_HIGH_THRESHOLD__FLD LPDDR4__DENALI_CTL_227__AREF_HIGH_THRESHOLD
- #define LPDDR4__DENALI_CTL_228_READ_MASK 0x000F1F1FU
- #define LPDDR4__DENALI_CTL_228_WRITE_MASK 0x000F1F1FU
- #define LPDDR4__DENALI_CTL_228__AREF_MAX_DEFICIT_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_228__AREF_MAX_DEFICIT_SHIFT 0U
- #define LPDDR4__DENALI_CTL_228__AREF_MAX_DEFICIT_WIDTH 5U
- #define LPDDR4__AREF_MAX_DEFICIT__REG DENALI_CTL_228
- #define LPDDR4__AREF_MAX_DEFICIT__FLD LPDDR4__DENALI_CTL_228__AREF_MAX_DEFICIT
- #define LPDDR4__DENALI_CTL_228__AREF_MAX_CREDIT_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_228__AREF_MAX_CREDIT_SHIFT 8U
- #define LPDDR4__DENALI_CTL_228__AREF_MAX_CREDIT_WIDTH 5U
- #define LPDDR4__AREF_MAX_CREDIT__REG DENALI_CTL_228
- #define LPDDR4__AREF_MAX_CREDIT__FLD LPDDR4__DENALI_CTL_228__AREF_MAX_CREDIT
- #define LPDDR4__DENALI_CTL_228__AREF_CMD_MAX_PER_TREFI_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_228__AREF_CMD_MAX_PER_TREFI_SHIFT 16U
- #define LPDDR4__DENALI_CTL_228__AREF_CMD_MAX_PER_TREFI_WIDTH 4U
- #define LPDDR4__AREF_CMD_MAX_PER_TREFI__REG DENALI_CTL_228
- #define LPDDR4__AREF_CMD_MAX_PER_TREFI__FLD LPDDR4__DENALI_CTL_228__AREF_CMD_MAX_PER_TREFI
- #define LPDDR4__DENALI_CTL_229_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_229_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_229__ZQ_CALSTART_NORM_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_229__ZQ_CALSTART_NORM_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_229__ZQ_CALSTART_NORM_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F0__REG DENALI_CTL_229
- #define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_229__ZQ_CALSTART_NORM_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_229__ZQ_CALSTART_HIGH_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_229__ZQ_CALSTART_HIGH_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_229__ZQ_CALSTART_HIGH_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F0__REG DENALI_CTL_229
- #define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_229__ZQ_CALSTART_HIGH_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_230_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_230_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_230__ZQ_CALLATCH_HIGH_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_230__ZQ_CALLATCH_HIGH_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_230__ZQ_CALLATCH_HIGH_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F0__REG DENALI_CTL_230
- #define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_230__ZQ_CALLATCH_HIGH_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_230__ZQ_CS_NORM_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_230__ZQ_CS_NORM_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_230__ZQ_CS_NORM_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__ZQ_CS_NORM_THRESHOLD_F0__REG DENALI_CTL_230
- #define LPDDR4__ZQ_CS_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_230__ZQ_CS_NORM_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_231_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_231_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_231__ZQ_CS_HIGH_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_231__ZQ_CS_HIGH_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_231__ZQ_CS_HIGH_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F0__REG DENALI_CTL_231
- #define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_231__ZQ_CS_HIGH_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_231__ZQ_CALSTART_TIMEOUT_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_231__ZQ_CALSTART_TIMEOUT_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_231__ZQ_CALSTART_TIMEOUT_F0_WIDTH 16U
- #define LPDDR4__ZQ_CALSTART_TIMEOUT_F0__REG DENALI_CTL_231
- #define LPDDR4__ZQ_CALSTART_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_231__ZQ_CALSTART_TIMEOUT_F0
- #define LPDDR4__DENALI_CTL_232_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_232_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_232__ZQ_CALLATCH_TIMEOUT_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_232__ZQ_CALLATCH_TIMEOUT_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_232__ZQ_CALLATCH_TIMEOUT_F0_WIDTH 16U
- #define LPDDR4__ZQ_CALLATCH_TIMEOUT_F0__REG DENALI_CTL_232
- #define LPDDR4__ZQ_CALLATCH_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_232__ZQ_CALLATCH_TIMEOUT_F0
- #define LPDDR4__DENALI_CTL_232__ZQ_CS_TIMEOUT_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_232__ZQ_CS_TIMEOUT_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_232__ZQ_CS_TIMEOUT_F0_WIDTH 16U
- #define LPDDR4__ZQ_CS_TIMEOUT_F0__REG DENALI_CTL_232
- #define LPDDR4__ZQ_CS_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_232__ZQ_CS_TIMEOUT_F0
- #define LPDDR4__DENALI_CTL_233_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_233_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_233__ZQ_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_233__ZQ_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_233__ZQ_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__ZQ_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_233
- #define LPDDR4__ZQ_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_233__ZQ_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_233__ZQ_CALSTART_NORM_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_233__ZQ_CALSTART_NORM_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_233__ZQ_CALSTART_NORM_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F1__REG DENALI_CTL_233
- #define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_233__ZQ_CALSTART_NORM_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_234_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_234_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_234__ZQ_CALSTART_HIGH_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_234__ZQ_CALSTART_HIGH_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_234__ZQ_CALSTART_HIGH_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F1__REG DENALI_CTL_234
- #define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_234__ZQ_CALSTART_HIGH_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_234__ZQ_CALLATCH_HIGH_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_234__ZQ_CALLATCH_HIGH_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_234__ZQ_CALLATCH_HIGH_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F1__REG DENALI_CTL_234
- #define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_234__ZQ_CALLATCH_HIGH_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_235_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_235_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_235__ZQ_CS_NORM_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_235__ZQ_CS_NORM_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_235__ZQ_CS_NORM_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__ZQ_CS_NORM_THRESHOLD_F1__REG DENALI_CTL_235
- #define LPDDR4__ZQ_CS_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_235__ZQ_CS_NORM_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_235__ZQ_CS_HIGH_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_235__ZQ_CS_HIGH_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_235__ZQ_CS_HIGH_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F1__REG DENALI_CTL_235
- #define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_235__ZQ_CS_HIGH_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_236_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_236_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_236__ZQ_CALSTART_TIMEOUT_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_236__ZQ_CALSTART_TIMEOUT_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_236__ZQ_CALSTART_TIMEOUT_F1_WIDTH 16U
- #define LPDDR4__ZQ_CALSTART_TIMEOUT_F1__REG DENALI_CTL_236
- #define LPDDR4__ZQ_CALSTART_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_236__ZQ_CALSTART_TIMEOUT_F1
- #define LPDDR4__DENALI_CTL_236__ZQ_CALLATCH_TIMEOUT_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_236__ZQ_CALLATCH_TIMEOUT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_236__ZQ_CALLATCH_TIMEOUT_F1_WIDTH 16U
- #define LPDDR4__ZQ_CALLATCH_TIMEOUT_F1__REG DENALI_CTL_236
- #define LPDDR4__ZQ_CALLATCH_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_236__ZQ_CALLATCH_TIMEOUT_F1
- #define LPDDR4__DENALI_CTL_237_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_237_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_237__ZQ_CS_TIMEOUT_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_237__ZQ_CS_TIMEOUT_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_237__ZQ_CS_TIMEOUT_F1_WIDTH 16U
- #define LPDDR4__ZQ_CS_TIMEOUT_F1__REG DENALI_CTL_237
- #define LPDDR4__ZQ_CS_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_237__ZQ_CS_TIMEOUT_F1
- #define LPDDR4__DENALI_CTL_237__ZQ_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_237__ZQ_PROMOTE_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_237__ZQ_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__ZQ_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_237
- #define LPDDR4__ZQ_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_237__ZQ_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_238_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_238_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_238__ZQ_CALSTART_NORM_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_238__ZQ_CALSTART_NORM_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_238__ZQ_CALSTART_NORM_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F2__REG DENALI_CTL_238
- #define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_238__ZQ_CALSTART_NORM_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_238__ZQ_CALSTART_HIGH_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_238__ZQ_CALSTART_HIGH_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_238__ZQ_CALSTART_HIGH_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F2__REG DENALI_CTL_238
- #define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_238__ZQ_CALSTART_HIGH_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_239_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_239_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_239__ZQ_CALLATCH_HIGH_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_239__ZQ_CALLATCH_HIGH_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_239__ZQ_CALLATCH_HIGH_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F2__REG DENALI_CTL_239
- #define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_239__ZQ_CALLATCH_HIGH_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_239__ZQ_CS_NORM_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_239__ZQ_CS_NORM_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_239__ZQ_CS_NORM_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__ZQ_CS_NORM_THRESHOLD_F2__REG DENALI_CTL_239
- #define LPDDR4__ZQ_CS_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_239__ZQ_CS_NORM_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_240_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_240_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_240__ZQ_CS_HIGH_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_240__ZQ_CS_HIGH_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_240__ZQ_CS_HIGH_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F2__REG DENALI_CTL_240
- #define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_240__ZQ_CS_HIGH_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_240__ZQ_CALSTART_TIMEOUT_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_240__ZQ_CALSTART_TIMEOUT_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_240__ZQ_CALSTART_TIMEOUT_F2_WIDTH 16U
- #define LPDDR4__ZQ_CALSTART_TIMEOUT_F2__REG DENALI_CTL_240
- #define LPDDR4__ZQ_CALSTART_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_240__ZQ_CALSTART_TIMEOUT_F2
- #define LPDDR4__DENALI_CTL_241_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_241_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_241__ZQ_CALLATCH_TIMEOUT_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_241__ZQ_CALLATCH_TIMEOUT_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_241__ZQ_CALLATCH_TIMEOUT_F2_WIDTH 16U
- #define LPDDR4__ZQ_CALLATCH_TIMEOUT_F2__REG DENALI_CTL_241
- #define LPDDR4__ZQ_CALLATCH_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_241__ZQ_CALLATCH_TIMEOUT_F2
- #define LPDDR4__DENALI_CTL_241__ZQ_CS_TIMEOUT_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_241__ZQ_CS_TIMEOUT_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_241__ZQ_CS_TIMEOUT_F2_WIDTH 16U
- #define LPDDR4__ZQ_CS_TIMEOUT_F2__REG DENALI_CTL_241
- #define LPDDR4__ZQ_CS_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_241__ZQ_CS_TIMEOUT_F2
- #define LPDDR4__DENALI_CTL_242_READ_MASK 0x0007FFFFU
- #define LPDDR4__DENALI_CTL_242_WRITE_MASK 0x0007FFFFU
- #define LPDDR4__DENALI_CTL_242__ZQ_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_242__ZQ_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_242__ZQ_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__ZQ_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_242
- #define LPDDR4__ZQ_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_242__ZQ_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_242__MC_RESERVED23_MASK 0x00070000U
- #define LPDDR4__DENALI_CTL_242__MC_RESERVED23_SHIFT 16U
- #define LPDDR4__DENALI_CTL_242__MC_RESERVED23_WIDTH 3U
- #define LPDDR4__MC_RESERVED23__REG DENALI_CTL_242
- #define LPDDR4__MC_RESERVED23__FLD LPDDR4__DENALI_CTL_242__MC_RESERVED23
- #define LPDDR4__DENALI_CTL_243_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_243_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_243__WATCHDOG_THRESHOLD_TASK_ARB_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_243__WATCHDOG_THRESHOLD_TASK_ARB_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_243__WATCHDOG_THRESHOLD_TASK_ARB_F0_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_TASK_ARB_F0__REG DENALI_CTL_243
- #define LPDDR4__WATCHDOG_THRESHOLD_TASK_ARB_F0__FLD LPDDR4__DENALI_CTL_243__WATCHDOG_THRESHOLD_TASK_ARB_F0
- #define LPDDR4__DENALI_CTL_243__WATCHDOG_THRESHOLD_BUS_ARB_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_243__WATCHDOG_THRESHOLD_BUS_ARB_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_243__WATCHDOG_THRESHOLD_BUS_ARB_F0_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_BUS_ARB_F0__REG DENALI_CTL_243
- #define LPDDR4__WATCHDOG_THRESHOLD_BUS_ARB_F0__FLD LPDDR4__DENALI_CTL_243__WATCHDOG_THRESHOLD_BUS_ARB_F0
- #define LPDDR4__DENALI_CTL_244_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_244_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_244__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_244__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_244__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F0_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F0__REG DENALI_CTL_244
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F0__FLD LPDDR4__DENALI_CTL_244__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F0
- #define LPDDR4__DENALI_CTL_244__WATCHDOG_THRESHOLD_SPLIT_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_244__WATCHDOG_THRESHOLD_SPLIT_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_244__WATCHDOG_THRESHOLD_SPLIT_F0_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_SPLIT_F0__REG DENALI_CTL_244
- #define LPDDR4__WATCHDOG_THRESHOLD_SPLIT_F0__FLD LPDDR4__DENALI_CTL_244__WATCHDOG_THRESHOLD_SPLIT_F0
- #define LPDDR4__DENALI_CTL_245_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_245_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_245__WATCHDOG_THRESHOLD_STRATEGY_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_245__WATCHDOG_THRESHOLD_STRATEGY_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_245__WATCHDOG_THRESHOLD_STRATEGY_F0_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_STRATEGY_F0__REG DENALI_CTL_245
- #define LPDDR4__WATCHDOG_THRESHOLD_STRATEGY_F0__FLD LPDDR4__DENALI_CTL_245__WATCHDOG_THRESHOLD_STRATEGY_F0
- #define LPDDR4__DENALI_CTL_245__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_245__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_245__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F0_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F0__REG DENALI_CTL_245
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F0__FLD LPDDR4__DENALI_CTL_245__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F0
- #define LPDDR4__DENALI_CTL_246_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_246_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_246__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_246__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_246__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F0_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F0__REG DENALI_CTL_246
- #define LPDDR4__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F0__FLD LPDDR4__DENALI_CTL_246__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F0
- #define LPDDR4__DENALI_CTL_246__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_246__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_246__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F0_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F0__REG DENALI_CTL_246
- #define LPDDR4__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F0__FLD LPDDR4__DENALI_CTL_246__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F0
- #define LPDDR4__DENALI_CTL_247_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_247_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_247__WATCHDOG_THRESHOLD_TASK_ARB_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_247__WATCHDOG_THRESHOLD_TASK_ARB_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_247__WATCHDOG_THRESHOLD_TASK_ARB_F1_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_TASK_ARB_F1__REG DENALI_CTL_247
- #define LPDDR4__WATCHDOG_THRESHOLD_TASK_ARB_F1__FLD LPDDR4__DENALI_CTL_247__WATCHDOG_THRESHOLD_TASK_ARB_F1
- #define LPDDR4__DENALI_CTL_247__WATCHDOG_THRESHOLD_BUS_ARB_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_247__WATCHDOG_THRESHOLD_BUS_ARB_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_247__WATCHDOG_THRESHOLD_BUS_ARB_F1_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_BUS_ARB_F1__REG DENALI_CTL_247
- #define LPDDR4__WATCHDOG_THRESHOLD_BUS_ARB_F1__FLD LPDDR4__DENALI_CTL_247__WATCHDOG_THRESHOLD_BUS_ARB_F1
- #define LPDDR4__DENALI_CTL_248_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_248_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_248__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_248__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_248__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F1_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F1__REG DENALI_CTL_248
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F1__FLD LPDDR4__DENALI_CTL_248__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F1
- #define LPDDR4__DENALI_CTL_248__WATCHDOG_THRESHOLD_SPLIT_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_248__WATCHDOG_THRESHOLD_SPLIT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_248__WATCHDOG_THRESHOLD_SPLIT_F1_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_SPLIT_F1__REG DENALI_CTL_248
- #define LPDDR4__WATCHDOG_THRESHOLD_SPLIT_F1__FLD LPDDR4__DENALI_CTL_248__WATCHDOG_THRESHOLD_SPLIT_F1
- #define LPDDR4__DENALI_CTL_249_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_249_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_249__WATCHDOG_THRESHOLD_STRATEGY_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_249__WATCHDOG_THRESHOLD_STRATEGY_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_249__WATCHDOG_THRESHOLD_STRATEGY_F1_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_STRATEGY_F1__REG DENALI_CTL_249
- #define LPDDR4__WATCHDOG_THRESHOLD_STRATEGY_F1__FLD LPDDR4__DENALI_CTL_249__WATCHDOG_THRESHOLD_STRATEGY_F1
- #define LPDDR4__DENALI_CTL_249__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_249__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_249__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F1_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F1__REG DENALI_CTL_249
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F1__FLD LPDDR4__DENALI_CTL_249__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F1
- #define LPDDR4__DENALI_CTL_250_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_250_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_250__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_250__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_250__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F1_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F1__REG DENALI_CTL_250
- #define LPDDR4__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F1__FLD LPDDR4__DENALI_CTL_250__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F1
- #define LPDDR4__DENALI_CTL_250__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_250__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_250__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F1_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F1__REG DENALI_CTL_250
- #define LPDDR4__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F1__FLD LPDDR4__DENALI_CTL_250__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F1
- #define LPDDR4__DENALI_CTL_251_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_251_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_251__WATCHDOG_THRESHOLD_TASK_ARB_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_251__WATCHDOG_THRESHOLD_TASK_ARB_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_251__WATCHDOG_THRESHOLD_TASK_ARB_F2_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_TASK_ARB_F2__REG DENALI_CTL_251
- #define LPDDR4__WATCHDOG_THRESHOLD_TASK_ARB_F2__FLD LPDDR4__DENALI_CTL_251__WATCHDOG_THRESHOLD_TASK_ARB_F2
- #define LPDDR4__DENALI_CTL_251__WATCHDOG_THRESHOLD_BUS_ARB_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_251__WATCHDOG_THRESHOLD_BUS_ARB_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_251__WATCHDOG_THRESHOLD_BUS_ARB_F2_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_BUS_ARB_F2__REG DENALI_CTL_251
- #define LPDDR4__WATCHDOG_THRESHOLD_BUS_ARB_F2__FLD LPDDR4__DENALI_CTL_251__WATCHDOG_THRESHOLD_BUS_ARB_F2
- #define LPDDR4__DENALI_CTL_252_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_252_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_252__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_252__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_252__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F2_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F2__REG DENALI_CTL_252
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F2__FLD LPDDR4__DENALI_CTL_252__WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F2
- #define LPDDR4__DENALI_CTL_252__WATCHDOG_THRESHOLD_SPLIT_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_252__WATCHDOG_THRESHOLD_SPLIT_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_252__WATCHDOG_THRESHOLD_SPLIT_F2_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_SPLIT_F2__REG DENALI_CTL_252
- #define LPDDR4__WATCHDOG_THRESHOLD_SPLIT_F2__FLD LPDDR4__DENALI_CTL_252__WATCHDOG_THRESHOLD_SPLIT_F2
- #define LPDDR4__DENALI_CTL_253_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_253_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_253__WATCHDOG_THRESHOLD_STRATEGY_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_253__WATCHDOG_THRESHOLD_STRATEGY_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_253__WATCHDOG_THRESHOLD_STRATEGY_F2_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_STRATEGY_F2__REG DENALI_CTL_253
- #define LPDDR4__WATCHDOG_THRESHOLD_STRATEGY_F2__FLD LPDDR4__DENALI_CTL_253__WATCHDOG_THRESHOLD_STRATEGY_F2
- #define LPDDR4__DENALI_CTL_253__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_253__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_253__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F2_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F2__REG DENALI_CTL_253
- #define LPDDR4__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F2__FLD LPDDR4__DENALI_CTL_253__WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F2
- #define LPDDR4__DENALI_CTL_254_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_254_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_254__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_254__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_254__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F2_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F2__REG DENALI_CTL_254
- #define LPDDR4__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F2__FLD LPDDR4__DENALI_CTL_254__WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F2
- #define LPDDR4__DENALI_CTL_254__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_254__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_254__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F2_WIDTH 16U
- #define LPDDR4__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F2__REG DENALI_CTL_254
- #define LPDDR4__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F2__FLD LPDDR4__DENALI_CTL_254__WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F2
- #define LPDDR4__DENALI_CTL_255_READ_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_255_WRITE_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_255__WATCHDOG_RELOAD_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_255__WATCHDOG_RELOAD_SHIFT 0U
- #define LPDDR4__DENALI_CTL_255__WATCHDOG_RELOAD_WIDTH 8U
- #define LPDDR4__WATCHDOG_RELOAD__REG DENALI_CTL_255
- #define LPDDR4__WATCHDOG_RELOAD__FLD LPDDR4__DENALI_CTL_255__WATCHDOG_RELOAD
- #define LPDDR4__DENALI_CTL_255__WATCHDOG_DIAGNOSTIC_MODE_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_255__WATCHDOG_DIAGNOSTIC_MODE_SHIFT 8U
- #define LPDDR4__DENALI_CTL_255__WATCHDOG_DIAGNOSTIC_MODE_WIDTH 8U
- #define LPDDR4__WATCHDOG_DIAGNOSTIC_MODE__REG DENALI_CTL_255
- #define LPDDR4__WATCHDOG_DIAGNOSTIC_MODE__FLD LPDDR4__DENALI_CTL_255__WATCHDOG_DIAGNOSTIC_MODE
- #define LPDDR4__DENALI_CTL_256_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_256_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_256__TIMEOUT_TIMER_LOG_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_256__TIMEOUT_TIMER_LOG_SHIFT 0U
- #define LPDDR4__DENALI_CTL_256__TIMEOUT_TIMER_LOG_WIDTH 20U
- #define LPDDR4__TIMEOUT_TIMER_LOG__REG DENALI_CTL_256
- #define LPDDR4__TIMEOUT_TIMER_LOG__FLD LPDDR4__DENALI_CTL_256__TIMEOUT_TIMER_LOG
- #define LPDDR4__DENALI_CTL_257_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_257_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_257__ZQINIT_F0_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_257__ZQINIT_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_257__ZQINIT_F0_WIDTH 12U
- #define LPDDR4__ZQINIT_F0__REG DENALI_CTL_257
- #define LPDDR4__ZQINIT_F0__FLD LPDDR4__DENALI_CTL_257__ZQINIT_F0
- #define LPDDR4__DENALI_CTL_257__ZQCL_F0_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_CTL_257__ZQCL_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_257__ZQCL_F0_WIDTH 12U
- #define LPDDR4__ZQCL_F0__REG DENALI_CTL_257
- #define LPDDR4__ZQCL_F0__FLD LPDDR4__DENALI_CTL_257__ZQCL_F0
- #define LPDDR4__DENALI_CTL_258_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_258_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_258__ZQCS_F0_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_258__ZQCS_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_258__ZQCS_F0_WIDTH 12U
- #define LPDDR4__ZQCS_F0__REG DENALI_CTL_258
- #define LPDDR4__ZQCS_F0__FLD LPDDR4__DENALI_CTL_258__ZQCS_F0
- #define LPDDR4__DENALI_CTL_258__TZQCAL_F0_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_CTL_258__TZQCAL_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_258__TZQCAL_F0_WIDTH 12U
- #define LPDDR4__TZQCAL_F0__REG DENALI_CTL_258
- #define LPDDR4__TZQCAL_F0__FLD LPDDR4__DENALI_CTL_258__TZQCAL_F0
- #define LPDDR4__DENALI_CTL_259_READ_MASK 0x000FFF7FU
- #define LPDDR4__DENALI_CTL_259_WRITE_MASK 0x000FFF7FU
- #define LPDDR4__DENALI_CTL_259__TZQLAT_F0_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_259__TZQLAT_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_259__TZQLAT_F0_WIDTH 7U
- #define LPDDR4__TZQLAT_F0__REG DENALI_CTL_259
- #define LPDDR4__TZQLAT_F0__FLD LPDDR4__DENALI_CTL_259__TZQLAT_F0
- #define LPDDR4__DENALI_CTL_259__ZQINIT_F1_MASK 0x000FFF00U
- #define LPDDR4__DENALI_CTL_259__ZQINIT_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_259__ZQINIT_F1_WIDTH 12U
- #define LPDDR4__ZQINIT_F1__REG DENALI_CTL_259
- #define LPDDR4__ZQINIT_F1__FLD LPDDR4__DENALI_CTL_259__ZQINIT_F1
- #define LPDDR4__DENALI_CTL_260_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_260_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_260__ZQCL_F1_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_260__ZQCL_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_260__ZQCL_F1_WIDTH 12U
- #define LPDDR4__ZQCL_F1__REG DENALI_CTL_260
- #define LPDDR4__ZQCL_F1__FLD LPDDR4__DENALI_CTL_260__ZQCL_F1
- #define LPDDR4__DENALI_CTL_260__ZQCS_F1_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_CTL_260__ZQCS_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_260__ZQCS_F1_WIDTH 12U
- #define LPDDR4__ZQCS_F1__REG DENALI_CTL_260
- #define LPDDR4__ZQCS_F1__FLD LPDDR4__DENALI_CTL_260__ZQCS_F1
- #define LPDDR4__DENALI_CTL_261_READ_MASK 0x007F0FFFU
- #define LPDDR4__DENALI_CTL_261_WRITE_MASK 0x007F0FFFU
- #define LPDDR4__DENALI_CTL_261__TZQCAL_F1_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_261__TZQCAL_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_261__TZQCAL_F1_WIDTH 12U
- #define LPDDR4__TZQCAL_F1__REG DENALI_CTL_261
- #define LPDDR4__TZQCAL_F1__FLD LPDDR4__DENALI_CTL_261__TZQCAL_F1
- #define LPDDR4__DENALI_CTL_261__TZQLAT_F1_MASK 0x007F0000U
- #define LPDDR4__DENALI_CTL_261__TZQLAT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_261__TZQLAT_F1_WIDTH 7U
- #define LPDDR4__TZQLAT_F1__REG DENALI_CTL_261
- #define LPDDR4__TZQLAT_F1__FLD LPDDR4__DENALI_CTL_261__TZQLAT_F1
- #define LPDDR4__DENALI_CTL_262_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_262_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_262__ZQINIT_F2_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_262__ZQINIT_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_262__ZQINIT_F2_WIDTH 12U
- #define LPDDR4__ZQINIT_F2__REG DENALI_CTL_262
- #define LPDDR4__ZQINIT_F2__FLD LPDDR4__DENALI_CTL_262__ZQINIT_F2
- #define LPDDR4__DENALI_CTL_262__ZQCL_F2_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_CTL_262__ZQCL_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_262__ZQCL_F2_WIDTH 12U
- #define LPDDR4__ZQCL_F2__REG DENALI_CTL_262
- #define LPDDR4__ZQCL_F2__FLD LPDDR4__DENALI_CTL_262__ZQCL_F2
- #define LPDDR4__DENALI_CTL_263_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_263_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_263__ZQCS_F2_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_263__ZQCS_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_263__ZQCS_F2_WIDTH 12U
- #define LPDDR4__ZQCS_F2__REG DENALI_CTL_263
- #define LPDDR4__ZQCS_F2__FLD LPDDR4__DENALI_CTL_263__ZQCS_F2
- #define LPDDR4__DENALI_CTL_263__TZQCAL_F2_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_CTL_263__TZQCAL_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_263__TZQCAL_F2_WIDTH 12U
- #define LPDDR4__TZQCAL_F2__REG DENALI_CTL_263
- #define LPDDR4__TZQCAL_F2__FLD LPDDR4__DENALI_CTL_263__TZQCAL_F2
- #define LPDDR4__DENALI_CTL_264_READ_MASK 0x0100037FU
- #define LPDDR4__DENALI_CTL_264_WRITE_MASK 0x0100037FU
- #define LPDDR4__DENALI_CTL_264__TZQLAT_F2_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_264__TZQLAT_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_264__TZQLAT_F2_WIDTH 7U
- #define LPDDR4__TZQLAT_F2__REG DENALI_CTL_264
- #define LPDDR4__TZQLAT_F2__FLD LPDDR4__DENALI_CTL_264__TZQLAT_F2
- #define LPDDR4__DENALI_CTL_264__ZQ_SW_REQ_START_LATCH_MAP_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_264__ZQ_SW_REQ_START_LATCH_MAP_SHIFT 8U
- #define LPDDR4__DENALI_CTL_264__ZQ_SW_REQ_START_LATCH_MAP_WIDTH 2U
- #define LPDDR4__ZQ_SW_REQ_START_LATCH_MAP__REG DENALI_CTL_264
- #define LPDDR4__ZQ_SW_REQ_START_LATCH_MAP__FLD LPDDR4__DENALI_CTL_264__ZQ_SW_REQ_START_LATCH_MAP
- #define LPDDR4__DENALI_CTL_264__ZQ_REQ_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_264__ZQ_REQ_SHIFT 16U
- #define LPDDR4__DENALI_CTL_264__ZQ_REQ_WIDTH 4U
- #define LPDDR4__ZQ_REQ__REG DENALI_CTL_264
- #define LPDDR4__ZQ_REQ__FLD LPDDR4__DENALI_CTL_264__ZQ_REQ
- #define LPDDR4__DENALI_CTL_264__ZQ_REQ_PENDING_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_264__ZQ_REQ_PENDING_SHIFT 24U
- #define LPDDR4__DENALI_CTL_264__ZQ_REQ_PENDING_WIDTH 1U
- #define LPDDR4__DENALI_CTL_264__ZQ_REQ_PENDING_WOCLR 0U
- #define LPDDR4__DENALI_CTL_264__ZQ_REQ_PENDING_WOSET 0U
- #define LPDDR4__ZQ_REQ_PENDING__REG DENALI_CTL_264
- #define LPDDR4__ZQ_REQ_PENDING__FLD LPDDR4__DENALI_CTL_264__ZQ_REQ_PENDING
- #define LPDDR4__DENALI_CTL_265_READ_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_265_WRITE_MASK 0x0FFF0FFFU
- #define LPDDR4__DENALI_CTL_265__ZQRESET_F0_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_265__ZQRESET_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_265__ZQRESET_F0_WIDTH 12U
- #define LPDDR4__ZQRESET_F0__REG DENALI_CTL_265
- #define LPDDR4__ZQRESET_F0__FLD LPDDR4__DENALI_CTL_265__ZQRESET_F0
- #define LPDDR4__DENALI_CTL_265__ZQRESET_F1_MASK 0x0FFF0000U
- #define LPDDR4__DENALI_CTL_265__ZQRESET_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_265__ZQRESET_F1_WIDTH 12U
- #define LPDDR4__ZQRESET_F1__REG DENALI_CTL_265
- #define LPDDR4__ZQRESET_F1__FLD LPDDR4__DENALI_CTL_265__ZQRESET_F1
- #define LPDDR4__DENALI_CTL_266_READ_MASK 0x01010FFFU
- #define LPDDR4__DENALI_CTL_266_WRITE_MASK 0x01010FFFU
- #define LPDDR4__DENALI_CTL_266__ZQRESET_F2_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_266__ZQRESET_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_266__ZQRESET_F2_WIDTH 12U
- #define LPDDR4__ZQRESET_F2__REG DENALI_CTL_266
- #define LPDDR4__ZQRESET_F2__FLD LPDDR4__DENALI_CTL_266__ZQRESET_F2
- #define LPDDR4__DENALI_CTL_266__NO_ZQ_INIT_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_266__NO_ZQ_INIT_SHIFT 16U
- #define LPDDR4__DENALI_CTL_266__NO_ZQ_INIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_266__NO_ZQ_INIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_266__NO_ZQ_INIT_WOSET 0U
- #define LPDDR4__NO_ZQ_INIT__REG DENALI_CTL_266
- #define LPDDR4__NO_ZQ_INIT__FLD LPDDR4__DENALI_CTL_266__NO_ZQ_INIT
- #define LPDDR4__DENALI_CTL_266__ZQCS_ROTATE_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_266__ZQCS_ROTATE_SHIFT 24U
- #define LPDDR4__DENALI_CTL_266__ZQCS_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_266__ZQCS_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_266__ZQCS_ROTATE_WOSET 0U
- #define LPDDR4__ZQCS_ROTATE__REG DENALI_CTL_266
- #define LPDDR4__ZQCS_ROTATE__FLD LPDDR4__DENALI_CTL_266__ZQCS_ROTATE
- #define LPDDR4__DENALI_CTL_267_READ_MASK 0x03030303U
- #define LPDDR4__DENALI_CTL_267_WRITE_MASK 0x03030303U
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_START_MAP_0_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_START_MAP_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_START_MAP_0_WIDTH 2U
- #define LPDDR4__ZQ_CAL_START_MAP_0__REG DENALI_CTL_267
- #define LPDDR4__ZQ_CAL_START_MAP_0__FLD LPDDR4__DENALI_CTL_267__ZQ_CAL_START_MAP_0
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_LATCH_MAP_0_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_LATCH_MAP_0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_LATCH_MAP_0_WIDTH 2U
- #define LPDDR4__ZQ_CAL_LATCH_MAP_0__REG DENALI_CTL_267
- #define LPDDR4__ZQ_CAL_LATCH_MAP_0__FLD LPDDR4__DENALI_CTL_267__ZQ_CAL_LATCH_MAP_0
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_START_MAP_1_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_START_MAP_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_START_MAP_1_WIDTH 2U
- #define LPDDR4__ZQ_CAL_START_MAP_1__REG DENALI_CTL_267
- #define LPDDR4__ZQ_CAL_START_MAP_1__FLD LPDDR4__DENALI_CTL_267__ZQ_CAL_START_MAP_1
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_LATCH_MAP_1_MASK 0x03000000U
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_LATCH_MAP_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_267__ZQ_CAL_LATCH_MAP_1_WIDTH 2U
- #define LPDDR4__ZQ_CAL_LATCH_MAP_1__REG DENALI_CTL_267
- #define LPDDR4__ZQ_CAL_LATCH_MAP_1__FLD LPDDR4__DENALI_CTL_267__ZQ_CAL_LATCH_MAP_1
- #define LPDDR4__DENALI_CTL_268_READ_MASK 0x07070303U
- #define LPDDR4__DENALI_CTL_268_WRITE_MASK 0x07070303U
- #define LPDDR4__DENALI_CTL_268__BANK_DIFF_0_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_268__BANK_DIFF_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_268__BANK_DIFF_0_WIDTH 2U
- #define LPDDR4__BANK_DIFF_0__REG DENALI_CTL_268
- #define LPDDR4__BANK_DIFF_0__FLD LPDDR4__DENALI_CTL_268__BANK_DIFF_0
- #define LPDDR4__DENALI_CTL_268__BANK_DIFF_1_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_268__BANK_DIFF_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_268__BANK_DIFF_1_WIDTH 2U
- #define LPDDR4__BANK_DIFF_1__REG DENALI_CTL_268
- #define LPDDR4__BANK_DIFF_1__FLD LPDDR4__DENALI_CTL_268__BANK_DIFF_1
- #define LPDDR4__DENALI_CTL_268__ROW_DIFF_0_MASK 0x00070000U
- #define LPDDR4__DENALI_CTL_268__ROW_DIFF_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_268__ROW_DIFF_0_WIDTH 3U
- #define LPDDR4__ROW_DIFF_0__REG DENALI_CTL_268
- #define LPDDR4__ROW_DIFF_0__FLD LPDDR4__DENALI_CTL_268__ROW_DIFF_0
- #define LPDDR4__DENALI_CTL_268__ROW_DIFF_1_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_268__ROW_DIFF_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_268__ROW_DIFF_1_WIDTH 3U
- #define LPDDR4__ROW_DIFF_1__REG DENALI_CTL_268
- #define LPDDR4__ROW_DIFF_1__FLD LPDDR4__DENALI_CTL_268__ROW_DIFF_1
- #define LPDDR4__DENALI_CTL_269_READ_MASK 0xFFFF0F0FU
- #define LPDDR4__DENALI_CTL_269_WRITE_MASK 0xFFFF0F0FU
- #define LPDDR4__DENALI_CTL_269__COL_DIFF_0_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_269__COL_DIFF_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_269__COL_DIFF_0_WIDTH 4U
- #define LPDDR4__COL_DIFF_0__REG DENALI_CTL_269
- #define LPDDR4__COL_DIFF_0__FLD LPDDR4__DENALI_CTL_269__COL_DIFF_0
- #define LPDDR4__DENALI_CTL_269__COL_DIFF_1_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_269__COL_DIFF_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_269__COL_DIFF_1_WIDTH 4U
- #define LPDDR4__COL_DIFF_1__REG DENALI_CTL_269
- #define LPDDR4__COL_DIFF_1__FLD LPDDR4__DENALI_CTL_269__COL_DIFF_1
- #define LPDDR4__DENALI_CTL_269__CS_VAL_LOWER_0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_269__CS_VAL_LOWER_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_269__CS_VAL_LOWER_0_WIDTH 16U
- #define LPDDR4__CS_VAL_LOWER_0__REG DENALI_CTL_269
- #define LPDDR4__CS_VAL_LOWER_0__FLD LPDDR4__DENALI_CTL_269__CS_VAL_LOWER_0
- #define LPDDR4__DENALI_CTL_270_READ_MASK 0x0007FFFFU
- #define LPDDR4__DENALI_CTL_270_WRITE_MASK 0x0007FFFFU
- #define LPDDR4__DENALI_CTL_270__CS_VAL_UPPER_0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_270__CS_VAL_UPPER_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_270__CS_VAL_UPPER_0_WIDTH 16U
- #define LPDDR4__CS_VAL_UPPER_0__REG DENALI_CTL_270
- #define LPDDR4__CS_VAL_UPPER_0__FLD LPDDR4__DENALI_CTL_270__CS_VAL_UPPER_0
- #define LPDDR4__DENALI_CTL_270__ROW_START_VAL_0_MASK 0x00070000U
- #define LPDDR4__DENALI_CTL_270__ROW_START_VAL_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_270__ROW_START_VAL_0_WIDTH 3U
- #define LPDDR4__ROW_START_VAL_0__REG DENALI_CTL_270
- #define LPDDR4__ROW_START_VAL_0__FLD LPDDR4__DENALI_CTL_270__ROW_START_VAL_0
- #define LPDDR4__DENALI_CTL_271_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_271_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_271__CS_VAL_LOWER_1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_271__CS_VAL_LOWER_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_271__CS_VAL_LOWER_1_WIDTH 16U
- #define LPDDR4__CS_VAL_LOWER_1__REG DENALI_CTL_271
- #define LPDDR4__CS_VAL_LOWER_1__FLD LPDDR4__DENALI_CTL_271__CS_VAL_LOWER_1
- #define LPDDR4__DENALI_CTL_271__CS_VAL_UPPER_1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_271__CS_VAL_UPPER_1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_271__CS_VAL_UPPER_1_WIDTH 16U
- #define LPDDR4__CS_VAL_UPPER_1__REG DENALI_CTL_271
- #define LPDDR4__CS_VAL_UPPER_1__FLD LPDDR4__DENALI_CTL_271__CS_VAL_UPPER_1
- #define LPDDR4__DENALI_CTL_272_READ_MASK 0xFFFF0307U
- #define LPDDR4__DENALI_CTL_272_WRITE_MASK 0xFFFF0307U
- #define LPDDR4__DENALI_CTL_272__ROW_START_VAL_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_272__ROW_START_VAL_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_272__ROW_START_VAL_1_WIDTH 3U
- #define LPDDR4__ROW_START_VAL_1__REG DENALI_CTL_272
- #define LPDDR4__ROW_START_VAL_1__FLD LPDDR4__DENALI_CTL_272__ROW_START_VAL_1
- #define LPDDR4__DENALI_CTL_272__CS_MAP_NON_POW2_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_272__CS_MAP_NON_POW2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_272__CS_MAP_NON_POW2_WIDTH 2U
- #define LPDDR4__CS_MAP_NON_POW2__REG DENALI_CTL_272
- #define LPDDR4__CS_MAP_NON_POW2__FLD LPDDR4__DENALI_CTL_272__CS_MAP_NON_POW2
- #define LPDDR4__DENALI_CTL_272__CS_MSK_0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_272__CS_MSK_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_272__CS_MSK_0_WIDTH 16U
- #define LPDDR4__CS_MSK_0__REG DENALI_CTL_272
- #define LPDDR4__CS_MSK_0__FLD LPDDR4__DENALI_CTL_272__CS_MSK_0
- #define LPDDR4__DENALI_CTL_273_READ_MASK 0x1F01FFFFU
- #define LPDDR4__DENALI_CTL_273_WRITE_MASK 0x1F01FFFFU
- #define LPDDR4__DENALI_CTL_273__CS_MSK_1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_273__CS_MSK_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_273__CS_MSK_1_WIDTH 16U
- #define LPDDR4__CS_MSK_1__REG DENALI_CTL_273
- #define LPDDR4__CS_MSK_1__FLD LPDDR4__DENALI_CTL_273__CS_MSK_1
- #define LPDDR4__DENALI_CTL_273__CS_LOWER_ADDR_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_273__CS_LOWER_ADDR_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_273__CS_LOWER_ADDR_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_273__CS_LOWER_ADDR_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_273__CS_LOWER_ADDR_EN_WOSET 0U
- #define LPDDR4__CS_LOWER_ADDR_EN__REG DENALI_CTL_273
- #define LPDDR4__CS_LOWER_ADDR_EN__FLD LPDDR4__DENALI_CTL_273__CS_LOWER_ADDR_EN
- #define LPDDR4__DENALI_CTL_273__MC_RESERVED24_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_273__MC_RESERVED24_SHIFT 24U
- #define LPDDR4__DENALI_CTL_273__MC_RESERVED24_WIDTH 5U
- #define LPDDR4__MC_RESERVED24__REG DENALI_CTL_273
- #define LPDDR4__MC_RESERVED24__FLD LPDDR4__DENALI_CTL_273__MC_RESERVED24
- #define LPDDR4__DENALI_CTL_274_READ_MASK 0xFFFF1F01U
- #define LPDDR4__DENALI_CTL_274_WRITE_MASK 0xFFFF1F01U
- #define LPDDR4__DENALI_CTL_274__MC_RESERVED25_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_274__MC_RESERVED25_SHIFT 0U
- #define LPDDR4__DENALI_CTL_274__MC_RESERVED25_WIDTH 1U
- #define LPDDR4__DENALI_CTL_274__MC_RESERVED25_WOCLR 0U
- #define LPDDR4__DENALI_CTL_274__MC_RESERVED25_WOSET 0U
- #define LPDDR4__MC_RESERVED25__REG DENALI_CTL_274
- #define LPDDR4__MC_RESERVED25__FLD LPDDR4__DENALI_CTL_274__MC_RESERVED25
- #define LPDDR4__DENALI_CTL_274__APREBIT_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_274__APREBIT_SHIFT 8U
- #define LPDDR4__DENALI_CTL_274__APREBIT_WIDTH 5U
- #define LPDDR4__APREBIT__REG DENALI_CTL_274
- #define LPDDR4__APREBIT__FLD LPDDR4__DENALI_CTL_274__APREBIT
- #define LPDDR4__DENALI_CTL_274__AGE_COUNT_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_274__AGE_COUNT_SHIFT 16U
- #define LPDDR4__DENALI_CTL_274__AGE_COUNT_WIDTH 8U
- #define LPDDR4__AGE_COUNT__REG DENALI_CTL_274
- #define LPDDR4__AGE_COUNT__FLD LPDDR4__DENALI_CTL_274__AGE_COUNT
- #define LPDDR4__DENALI_CTL_274__COMMAND_AGE_COUNT_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_274__COMMAND_AGE_COUNT_SHIFT 24U
- #define LPDDR4__DENALI_CTL_274__COMMAND_AGE_COUNT_WIDTH 8U
- #define LPDDR4__COMMAND_AGE_COUNT__REG DENALI_CTL_274
- #define LPDDR4__COMMAND_AGE_COUNT__FLD LPDDR4__DENALI_CTL_274__COMMAND_AGE_COUNT
- #define LPDDR4__DENALI_CTL_275_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_275_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_275__ADDR_CMP_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_275__ADDR_CMP_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_275__ADDR_CMP_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_275__ADDR_CMP_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_275__ADDR_CMP_EN_WOSET 0U
- #define LPDDR4__ADDR_CMP_EN__REG DENALI_CTL_275
- #define LPDDR4__ADDR_CMP_EN__FLD LPDDR4__DENALI_CTL_275__ADDR_CMP_EN
- #define LPDDR4__DENALI_CTL_275__ADDR_COLLISION_MPM_DIS_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_275__ADDR_COLLISION_MPM_DIS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_275__ADDR_COLLISION_MPM_DIS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_275__ADDR_COLLISION_MPM_DIS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_275__ADDR_COLLISION_MPM_DIS_WOSET 0U
- #define LPDDR4__ADDR_COLLISION_MPM_DIS__REG DENALI_CTL_275
- #define LPDDR4__ADDR_COLLISION_MPM_DIS__FLD LPDDR4__DENALI_CTL_275__ADDR_COLLISION_MPM_DIS
- #define LPDDR4__DENALI_CTL_275__BANK_SPLIT_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_275__BANK_SPLIT_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_275__BANK_SPLIT_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_275__BANK_SPLIT_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_275__BANK_SPLIT_EN_WOSET 0U
- #define LPDDR4__BANK_SPLIT_EN__REG DENALI_CTL_275
- #define LPDDR4__BANK_SPLIT_EN__FLD LPDDR4__DENALI_CTL_275__BANK_SPLIT_EN
- #define LPDDR4__DENALI_CTL_275__PLACEMENT_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_275__PLACEMENT_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_275__PLACEMENT_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_275__PLACEMENT_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_275__PLACEMENT_EN_WOSET 0U
- #define LPDDR4__PLACEMENT_EN__REG DENALI_CTL_275
- #define LPDDR4__PLACEMENT_EN__FLD LPDDR4__DENALI_CTL_275__PLACEMENT_EN
- #define LPDDR4__DENALI_CTL_276_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_276_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_276__PRIORITY_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_276__PRIORITY_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_276__PRIORITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_276__PRIORITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_276__PRIORITY_EN_WOSET 0U
- #define LPDDR4__PRIORITY_EN__REG DENALI_CTL_276
- #define LPDDR4__PRIORITY_EN__FLD LPDDR4__DENALI_CTL_276__PRIORITY_EN
- #define LPDDR4__DENALI_CTL_276__RW_SAME_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_276__RW_SAME_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_276__RW_SAME_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_276__RW_SAME_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_276__RW_SAME_EN_WOSET 0U
- #define LPDDR4__RW_SAME_EN__REG DENALI_CTL_276
- #define LPDDR4__RW_SAME_EN__FLD LPDDR4__DENALI_CTL_276__RW_SAME_EN
- #define LPDDR4__DENALI_CTL_276__RW_SAME_PAGE_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_276__RW_SAME_PAGE_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_276__RW_SAME_PAGE_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_276__RW_SAME_PAGE_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_276__RW_SAME_PAGE_EN_WOSET 0U
- #define LPDDR4__RW_SAME_PAGE_EN__REG DENALI_CTL_276
- #define LPDDR4__RW_SAME_PAGE_EN__FLD LPDDR4__DENALI_CTL_276__RW_SAME_PAGE_EN
- #define LPDDR4__DENALI_CTL_276__CS_SAME_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_276__CS_SAME_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_276__CS_SAME_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_276__CS_SAME_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_276__CS_SAME_EN_WOSET 0U
- #define LPDDR4__CS_SAME_EN__REG DENALI_CTL_276
- #define LPDDR4__CS_SAME_EN__FLD LPDDR4__DENALI_CTL_276__CS_SAME_EN
- #define LPDDR4__DENALI_CTL_277_READ_MASK 0x011F0301U
- #define LPDDR4__DENALI_CTL_277_WRITE_MASK 0x011F0301U
- #define LPDDR4__DENALI_CTL_277__W2R_SPLIT_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_277__W2R_SPLIT_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_277__W2R_SPLIT_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_277__W2R_SPLIT_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_277__W2R_SPLIT_EN_WOSET 0U
- #define LPDDR4__W2R_SPLIT_EN__REG DENALI_CTL_277
- #define LPDDR4__W2R_SPLIT_EN__FLD LPDDR4__DENALI_CTL_277__W2R_SPLIT_EN
- #define LPDDR4__DENALI_CTL_277__DISABLE_RW_GROUP_W_BNK_CONFLICT_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_277__DISABLE_RW_GROUP_W_BNK_CONFLICT_SHIFT 8U
- #define LPDDR4__DENALI_CTL_277__DISABLE_RW_GROUP_W_BNK_CONFLICT_WIDTH 2U
- #define LPDDR4__DISABLE_RW_GROUP_W_BNK_CONFLICT__REG DENALI_CTL_277
- #define LPDDR4__DISABLE_RW_GROUP_W_BNK_CONFLICT__FLD LPDDR4__DENALI_CTL_277__DISABLE_RW_GROUP_W_BNK_CONFLICT
- #define LPDDR4__DENALI_CTL_277__NUM_Q_ENTRIES_ACT_DISABLE_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_277__NUM_Q_ENTRIES_ACT_DISABLE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_277__NUM_Q_ENTRIES_ACT_DISABLE_WIDTH 5U
- #define LPDDR4__NUM_Q_ENTRIES_ACT_DISABLE__REG DENALI_CTL_277
- #define LPDDR4__NUM_Q_ENTRIES_ACT_DISABLE__FLD LPDDR4__DENALI_CTL_277__NUM_Q_ENTRIES_ACT_DISABLE
- #define LPDDR4__DENALI_CTL_277__SWAP_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_277__SWAP_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_277__SWAP_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_277__SWAP_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_277__SWAP_EN_WOSET 0U
- #define LPDDR4__SWAP_EN__REG DENALI_CTL_277
- #define LPDDR4__SWAP_EN__FLD LPDDR4__DENALI_CTL_277__SWAP_EN
- #define LPDDR4__DENALI_CTL_278_READ_MASK 0x01030301U
- #define LPDDR4__DENALI_CTL_278_WRITE_MASK 0x01030301U
- #define LPDDR4__DENALI_CTL_278__DISABLE_RD_INTERLEAVE_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_278__DISABLE_RD_INTERLEAVE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_278__DISABLE_RD_INTERLEAVE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_278__DISABLE_RD_INTERLEAVE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_278__DISABLE_RD_INTERLEAVE_WOSET 0U
- #define LPDDR4__DISABLE_RD_INTERLEAVE__REG DENALI_CTL_278
- #define LPDDR4__DISABLE_RD_INTERLEAVE__FLD LPDDR4__DENALI_CTL_278__DISABLE_RD_INTERLEAVE
- #define LPDDR4__DENALI_CTL_278__INHIBIT_DRAM_CMD_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_278__INHIBIT_DRAM_CMD_SHIFT 8U
- #define LPDDR4__DENALI_CTL_278__INHIBIT_DRAM_CMD_WIDTH 2U
- #define LPDDR4__INHIBIT_DRAM_CMD__REG DENALI_CTL_278
- #define LPDDR4__INHIBIT_DRAM_CMD__FLD LPDDR4__DENALI_CTL_278__INHIBIT_DRAM_CMD
- #define LPDDR4__DENALI_CTL_278__CS_MAP_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_278__CS_MAP_SHIFT 16U
- #define LPDDR4__DENALI_CTL_278__CS_MAP_WIDTH 2U
- #define LPDDR4__CS_MAP__REG DENALI_CTL_278
- #define LPDDR4__CS_MAP__FLD LPDDR4__DENALI_CTL_278__CS_MAP
- #define LPDDR4__DENALI_CTL_278__REDUC_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_278__REDUC_SHIFT 24U
- #define LPDDR4__DENALI_CTL_278__REDUC_WIDTH 1U
- #define LPDDR4__DENALI_CTL_278__REDUC_WOCLR 0U
- #define LPDDR4__DENALI_CTL_278__REDUC_WOSET 0U
- #define LPDDR4__REDUC__REG DENALI_CTL_278
- #define LPDDR4__REDUC__FLD LPDDR4__DENALI_CTL_278__REDUC
- #define LPDDR4__DENALI_CTL_279_READ_MASK 0x0003FFFFU
- #define LPDDR4__DENALI_CTL_279_WRITE_MASK 0x0003FFFFU
- #define LPDDR4__DENALI_CTL_279__FAULT_FIFO_PROTECTION_EN_MASK 0x0003FFFFU
- #define LPDDR4__DENALI_CTL_279__FAULT_FIFO_PROTECTION_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_279__FAULT_FIFO_PROTECTION_EN_WIDTH 18U
- #define LPDDR4__FAULT_FIFO_PROTECTION_EN__REG DENALI_CTL_279
- #define LPDDR4__FAULT_FIFO_PROTECTION_EN__FLD LPDDR4__DENALI_CTL_279__FAULT_FIFO_PROTECTION_EN
- #define LPDDR4__DENALI_CTL_280_READ_MASK 0x0003FFFFU
- #define LPDDR4__DENALI_CTL_280_WRITE_MASK 0x0003FFFFU
- #define LPDDR4__DENALI_CTL_280__FAULT_FIFO_PROTECTION_STATUS_MASK 0x0003FFFFU
- #define LPDDR4__DENALI_CTL_280__FAULT_FIFO_PROTECTION_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_280__FAULT_FIFO_PROTECTION_STATUS_WIDTH 18U
- #define LPDDR4__FAULT_FIFO_PROTECTION_STATUS__REG DENALI_CTL_280
- #define LPDDR4__FAULT_FIFO_PROTECTION_STATUS__FLD LPDDR4__DENALI_CTL_280__FAULT_FIFO_PROTECTION_STATUS
- #define LPDDR4__DENALI_CTL_281_READ_MASK 0x0103FFFFU
- #define LPDDR4__DENALI_CTL_281_WRITE_MASK 0x0103FFFFU
- #define LPDDR4__DENALI_CTL_281__FAULT_FIFO_PROTECTION_INJECTION_EN_MASK 0x0003FFFFU
- #define LPDDR4__DENALI_CTL_281__FAULT_FIFO_PROTECTION_INJECTION_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_281__FAULT_FIFO_PROTECTION_INJECTION_EN_WIDTH 18U
- #define LPDDR4__FAULT_FIFO_PROTECTION_INJECTION_EN__REG DENALI_CTL_281
- #define LPDDR4__FAULT_FIFO_PROTECTION_INJECTION_EN__FLD LPDDR4__DENALI_CTL_281__FAULT_FIFO_PROTECTION_INJECTION_EN
- #define LPDDR4__DENALI_CTL_281__WRITE_ADDR_CHAN_PARITY_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_281__WRITE_ADDR_CHAN_PARITY_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_281__WRITE_ADDR_CHAN_PARITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_281__WRITE_ADDR_CHAN_PARITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_281__WRITE_ADDR_CHAN_PARITY_EN_WOSET 0U
- #define LPDDR4__WRITE_ADDR_CHAN_PARITY_EN__REG DENALI_CTL_281
- #define LPDDR4__WRITE_ADDR_CHAN_PARITY_EN__FLD LPDDR4__DENALI_CTL_281__WRITE_ADDR_CHAN_PARITY_EN
- #define LPDDR4__DENALI_CTL_282_READ_MASK 0x01010103U
- #define LPDDR4__DENALI_CTL_282_WRITE_MASK 0x01010103U
- #define LPDDR4__DENALI_CTL_282__WRITE_DATA_CHAN_PARITY_EN_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_282__WRITE_DATA_CHAN_PARITY_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_282__WRITE_DATA_CHAN_PARITY_EN_WIDTH 2U
- #define LPDDR4__WRITE_DATA_CHAN_PARITY_EN__REG DENALI_CTL_282
- #define LPDDR4__WRITE_DATA_CHAN_PARITY_EN__FLD LPDDR4__DENALI_CTL_282__WRITE_DATA_CHAN_PARITY_EN
- #define LPDDR4__DENALI_CTL_282__WRITE_RESP_CHAN_PARITY_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_282__WRITE_RESP_CHAN_PARITY_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_282__WRITE_RESP_CHAN_PARITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_282__WRITE_RESP_CHAN_PARITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_282__WRITE_RESP_CHAN_PARITY_EN_WOSET 0U
- #define LPDDR4__WRITE_RESP_CHAN_PARITY_EN__REG DENALI_CTL_282
- #define LPDDR4__WRITE_RESP_CHAN_PARITY_EN__FLD LPDDR4__DENALI_CTL_282__WRITE_RESP_CHAN_PARITY_EN
- #define LPDDR4__DENALI_CTL_282__READ_ADDR_CHAN_PARITY_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_282__READ_ADDR_CHAN_PARITY_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_282__READ_ADDR_CHAN_PARITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_282__READ_ADDR_CHAN_PARITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_282__READ_ADDR_CHAN_PARITY_EN_WOSET 0U
- #define LPDDR4__READ_ADDR_CHAN_PARITY_EN__REG DENALI_CTL_282
- #define LPDDR4__READ_ADDR_CHAN_PARITY_EN__FLD LPDDR4__DENALI_CTL_282__READ_ADDR_CHAN_PARITY_EN
- #define LPDDR4__DENALI_CTL_282__READ_DATA_CHAN_PARITY_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_282__READ_DATA_CHAN_PARITY_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_282__READ_DATA_CHAN_PARITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_282__READ_DATA_CHAN_PARITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_282__READ_DATA_CHAN_PARITY_EN_WOSET 0U
- #define LPDDR4__READ_DATA_CHAN_PARITY_EN__REG DENALI_CTL_282
- #define LPDDR4__READ_DATA_CHAN_PARITY_EN__FLD LPDDR4__DENALI_CTL_282__READ_DATA_CHAN_PARITY_EN
- #define LPDDR4__DENALI_CTL_283_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_283_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED26_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED26_SHIFT 0U
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED26_WIDTH 1U
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED26_WOCLR 0U
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED26_WOSET 0U
- #define LPDDR4__MC_RESERVED26__REG DENALI_CTL_283
- #define LPDDR4__MC_RESERVED26__FLD LPDDR4__DENALI_CTL_283__MC_RESERVED26
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED27_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED27_SHIFT 8U
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED27_WIDTH 1U
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED27_WOCLR 0U
- #define LPDDR4__DENALI_CTL_283__MC_RESERVED27_WOSET 0U
- #define LPDDR4__MC_RESERVED27__REG DENALI_CTL_283
- #define LPDDR4__MC_RESERVED27__FLD LPDDR4__DENALI_CTL_283__MC_RESERVED27
- #define LPDDR4__DENALI_CTL_283__WRITE_PARITY_ERR_BRESP_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_283__WRITE_PARITY_ERR_BRESP_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_283__WRITE_PARITY_ERR_BRESP_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_283__WRITE_PARITY_ERR_BRESP_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_283__WRITE_PARITY_ERR_BRESP_EN_WOSET 0U
- #define LPDDR4__WRITE_PARITY_ERR_BRESP_EN__REG DENALI_CTL_283
- #define LPDDR4__WRITE_PARITY_ERR_BRESP_EN__FLD LPDDR4__DENALI_CTL_283__WRITE_PARITY_ERR_BRESP_EN
- #define LPDDR4__DENALI_CTL_283__READ_PARITY_ERR_RRESP_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_283__READ_PARITY_ERR_RRESP_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_283__READ_PARITY_ERR_RRESP_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_283__READ_PARITY_ERR_RRESP_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_283__READ_PARITY_ERR_RRESP_EN_WOSET 0U
- #define LPDDR4__READ_PARITY_ERR_RRESP_EN__REG DENALI_CTL_283
- #define LPDDR4__READ_PARITY_ERR_RRESP_EN__FLD LPDDR4__DENALI_CTL_283__READ_PARITY_ERR_RRESP_EN
- #define LPDDR4__DENALI_CTL_284_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_284_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_284__WRITE_ADDR_CHAN_TRIGGER_PARITY_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_284__WRITE_ADDR_CHAN_TRIGGER_PARITY_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_284__WRITE_ADDR_CHAN_TRIGGER_PARITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_284__WRITE_ADDR_CHAN_TRIGGER_PARITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_284__WRITE_ADDR_CHAN_TRIGGER_PARITY_EN_WOSET 0U
- #define LPDDR4__WRITE_ADDR_CHAN_TRIGGER_PARITY_EN__REG DENALI_CTL_284
- #define LPDDR4__WRITE_ADDR_CHAN_TRIGGER_PARITY_EN__FLD LPDDR4__DENALI_CTL_284__WRITE_ADDR_CHAN_TRIGGER_PARITY_EN
- #define LPDDR4__DENALI_CTL_284__WRITE_DATA_CHAN_TRIGGER_PARITY_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_284__WRITE_DATA_CHAN_TRIGGER_PARITY_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_284__WRITE_DATA_CHAN_TRIGGER_PARITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_284__WRITE_DATA_CHAN_TRIGGER_PARITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_284__WRITE_DATA_CHAN_TRIGGER_PARITY_EN_WOSET 0U
- #define LPDDR4__WRITE_DATA_CHAN_TRIGGER_PARITY_EN__REG DENALI_CTL_284
- #define LPDDR4__WRITE_DATA_CHAN_TRIGGER_PARITY_EN__FLD LPDDR4__DENALI_CTL_284__WRITE_DATA_CHAN_TRIGGER_PARITY_EN
- #define LPDDR4__DENALI_CTL_284__WRITE_RESP_CHAN_CORRUPT_PARITY_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_284__WRITE_RESP_CHAN_CORRUPT_PARITY_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_284__WRITE_RESP_CHAN_CORRUPT_PARITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_284__WRITE_RESP_CHAN_CORRUPT_PARITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_284__WRITE_RESP_CHAN_CORRUPT_PARITY_EN_WOSET 0U
- #define LPDDR4__WRITE_RESP_CHAN_CORRUPT_PARITY_EN__REG DENALI_CTL_284
- #define LPDDR4__WRITE_RESP_CHAN_CORRUPT_PARITY_EN__FLD LPDDR4__DENALI_CTL_284__WRITE_RESP_CHAN_CORRUPT_PARITY_EN
- #define LPDDR4__DENALI_CTL_284__READ_ADDR_CHAN_TRIGGER_PARITY_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_284__READ_ADDR_CHAN_TRIGGER_PARITY_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_284__READ_ADDR_CHAN_TRIGGER_PARITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_284__READ_ADDR_CHAN_TRIGGER_PARITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_284__READ_ADDR_CHAN_TRIGGER_PARITY_EN_WOSET 0U
- #define LPDDR4__READ_ADDR_CHAN_TRIGGER_PARITY_EN__REG DENALI_CTL_284
- #define LPDDR4__READ_ADDR_CHAN_TRIGGER_PARITY_EN__FLD LPDDR4__DENALI_CTL_284__READ_ADDR_CHAN_TRIGGER_PARITY_EN
- #define LPDDR4__DENALI_CTL_285_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_285_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_285__READ_DATA_CHAN_CORRUPT_PARITY_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_285__READ_DATA_CHAN_CORRUPT_PARITY_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_285__READ_DATA_CHAN_CORRUPT_PARITY_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_285__READ_DATA_CHAN_CORRUPT_PARITY_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_285__READ_DATA_CHAN_CORRUPT_PARITY_EN_WOSET 0U
- #define LPDDR4__READ_DATA_CHAN_CORRUPT_PARITY_EN__REG DENALI_CTL_285
- #define LPDDR4__READ_DATA_CHAN_CORRUPT_PARITY_EN__FLD LPDDR4__DENALI_CTL_285__READ_DATA_CHAN_CORRUPT_PARITY_EN
- #define LPDDR4__DENALI_CTL_285__ECC_AXI_ERROR_RESPONSE_INHIBIT_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_285__ECC_AXI_ERROR_RESPONSE_INHIBIT_SHIFT 8U
- #define LPDDR4__DENALI_CTL_285__ECC_AXI_ERROR_RESPONSE_INHIBIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_285__ECC_AXI_ERROR_RESPONSE_INHIBIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_285__ECC_AXI_ERROR_RESPONSE_INHIBIT_WOSET 0U
- #define LPDDR4__ECC_AXI_ERROR_RESPONSE_INHIBIT__REG DENALI_CTL_285
- #define LPDDR4__ECC_AXI_ERROR_RESPONSE_INHIBIT__FLD LPDDR4__DENALI_CTL_285__ECC_AXI_ERROR_RESPONSE_INHIBIT
- #define LPDDR4__DENALI_CTL_285__WRITE_PARITY_ERR_CORRUPT_ECC_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_285__WRITE_PARITY_ERR_CORRUPT_ECC_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_285__WRITE_PARITY_ERR_CORRUPT_ECC_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_285__WRITE_PARITY_ERR_CORRUPT_ECC_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_285__WRITE_PARITY_ERR_CORRUPT_ECC_EN_WOSET 0U
- #define LPDDR4__WRITE_PARITY_ERR_CORRUPT_ECC_EN__REG DENALI_CTL_285
- #define LPDDR4__WRITE_PARITY_ERR_CORRUPT_ECC_EN__FLD LPDDR4__DENALI_CTL_285__WRITE_PARITY_ERR_CORRUPT_ECC_EN
- #define LPDDR4__DENALI_CTL_285__ENHANCED_PARITY_PROTECTION_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_285__ENHANCED_PARITY_PROTECTION_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_285__ENHANCED_PARITY_PROTECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_285__ENHANCED_PARITY_PROTECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_285__ENHANCED_PARITY_PROTECTION_EN_WOSET 0U
- #define LPDDR4__ENHANCED_PARITY_PROTECTION_EN__REG DENALI_CTL_285
- #define LPDDR4__ENHANCED_PARITY_PROTECTION_EN__FLD LPDDR4__DENALI_CTL_285__ENHANCED_PARITY_PROTECTION_EN
- #define LPDDR4__DENALI_CTL_286_READ_MASK 0x0F0F0F07U
- #define LPDDR4__DENALI_CTL_286_WRITE_MASK 0x0F0F0F07U
- #define LPDDR4__DENALI_CTL_286__MEMDATA_RATIO_0_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_286__MEMDATA_RATIO_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_286__MEMDATA_RATIO_0_WIDTH 3U
- #define LPDDR4__MEMDATA_RATIO_0__REG DENALI_CTL_286
- #define LPDDR4__MEMDATA_RATIO_0__FLD LPDDR4__DENALI_CTL_286__MEMDATA_RATIO_0
- #define LPDDR4__DENALI_CTL_286__DEVICE0_BYTE0_CS0_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_286__DEVICE0_BYTE0_CS0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_286__DEVICE0_BYTE0_CS0_WIDTH 4U
- #define LPDDR4__DEVICE0_BYTE0_CS0__REG DENALI_CTL_286
- #define LPDDR4__DEVICE0_BYTE0_CS0__FLD LPDDR4__DENALI_CTL_286__DEVICE0_BYTE0_CS0
- #define LPDDR4__DENALI_CTL_286__DEVICE1_BYTE0_CS0_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_286__DEVICE1_BYTE0_CS0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_286__DEVICE1_BYTE0_CS0_WIDTH 4U
- #define LPDDR4__DEVICE1_BYTE0_CS0__REG DENALI_CTL_286
- #define LPDDR4__DEVICE1_BYTE0_CS0__FLD LPDDR4__DENALI_CTL_286__DEVICE1_BYTE0_CS0
- #define LPDDR4__DENALI_CTL_286__DEVICE2_BYTE0_CS0_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_286__DEVICE2_BYTE0_CS0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_286__DEVICE2_BYTE0_CS0_WIDTH 4U
- #define LPDDR4__DEVICE2_BYTE0_CS0__REG DENALI_CTL_286
- #define LPDDR4__DEVICE2_BYTE0_CS0__FLD LPDDR4__DENALI_CTL_286__DEVICE2_BYTE0_CS0
- #define LPDDR4__DENALI_CTL_287_READ_MASK 0x0F0F070FU
- #define LPDDR4__DENALI_CTL_287_WRITE_MASK 0x0F0F070FU
- #define LPDDR4__DENALI_CTL_287__DEVICE3_BYTE0_CS0_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_287__DEVICE3_BYTE0_CS0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_287__DEVICE3_BYTE0_CS0_WIDTH 4U
- #define LPDDR4__DEVICE3_BYTE0_CS0__REG DENALI_CTL_287
- #define LPDDR4__DEVICE3_BYTE0_CS0__FLD LPDDR4__DENALI_CTL_287__DEVICE3_BYTE0_CS0
- #define LPDDR4__DENALI_CTL_287__MEMDATA_RATIO_1_MASK 0x00000700U
- #define LPDDR4__DENALI_CTL_287__MEMDATA_RATIO_1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_287__MEMDATA_RATIO_1_WIDTH 3U
- #define LPDDR4__MEMDATA_RATIO_1__REG DENALI_CTL_287
- #define LPDDR4__MEMDATA_RATIO_1__FLD LPDDR4__DENALI_CTL_287__MEMDATA_RATIO_1
- #define LPDDR4__DENALI_CTL_287__DEVICE0_BYTE0_CS1_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_287__DEVICE0_BYTE0_CS1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_287__DEVICE0_BYTE0_CS1_WIDTH 4U
- #define LPDDR4__DEVICE0_BYTE0_CS1__REG DENALI_CTL_287
- #define LPDDR4__DEVICE0_BYTE0_CS1__FLD LPDDR4__DENALI_CTL_287__DEVICE0_BYTE0_CS1
- #define LPDDR4__DENALI_CTL_287__DEVICE1_BYTE0_CS1_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_287__DEVICE1_BYTE0_CS1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_287__DEVICE1_BYTE0_CS1_WIDTH 4U
- #define LPDDR4__DEVICE1_BYTE0_CS1__REG DENALI_CTL_287
- #define LPDDR4__DEVICE1_BYTE0_CS1__FLD LPDDR4__DENALI_CTL_287__DEVICE1_BYTE0_CS1
- #define LPDDR4__DENALI_CTL_288_READ_MASK 0x011F0F0FU
- #define LPDDR4__DENALI_CTL_288_WRITE_MASK 0x011F0F0FU
- #define LPDDR4__DENALI_CTL_288__DEVICE2_BYTE0_CS1_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_288__DEVICE2_BYTE0_CS1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_288__DEVICE2_BYTE0_CS1_WIDTH 4U
- #define LPDDR4__DEVICE2_BYTE0_CS1__REG DENALI_CTL_288
- #define LPDDR4__DEVICE2_BYTE0_CS1__FLD LPDDR4__DENALI_CTL_288__DEVICE2_BYTE0_CS1
- #define LPDDR4__DENALI_CTL_288__DEVICE3_BYTE0_CS1_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_288__DEVICE3_BYTE0_CS1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_288__DEVICE3_BYTE0_CS1_WIDTH 4U
- #define LPDDR4__DEVICE3_BYTE0_CS1__REG DENALI_CTL_288
- #define LPDDR4__DEVICE3_BYTE0_CS1__FLD LPDDR4__DENALI_CTL_288__DEVICE3_BYTE0_CS1
- #define LPDDR4__DENALI_CTL_288__Q_FULLNESS_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_288__Q_FULLNESS_SHIFT 16U
- #define LPDDR4__DENALI_CTL_288__Q_FULLNESS_WIDTH 5U
- #define LPDDR4__Q_FULLNESS__REG DENALI_CTL_288
- #define LPDDR4__Q_FULLNESS__FLD LPDDR4__DENALI_CTL_288__Q_FULLNESS
- #define LPDDR4__DENALI_CTL_288__IN_ORDER_ACCEPT_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_288__IN_ORDER_ACCEPT_SHIFT 24U
- #define LPDDR4__DENALI_CTL_288__IN_ORDER_ACCEPT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_288__IN_ORDER_ACCEPT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_288__IN_ORDER_ACCEPT_WOSET 0U
- #define LPDDR4__IN_ORDER_ACCEPT__REG DENALI_CTL_288
- #define LPDDR4__IN_ORDER_ACCEPT__FLD LPDDR4__DENALI_CTL_288__IN_ORDER_ACCEPT
- #define LPDDR4__DENALI_CTL_289_READ_MASK 0x01000103U
- #define LPDDR4__DENALI_CTL_289_WRITE_MASK 0x01000103U
- #define LPDDR4__DENALI_CTL_289__WR_ORDER_REQ_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_289__WR_ORDER_REQ_SHIFT 0U
- #define LPDDR4__DENALI_CTL_289__WR_ORDER_REQ_WIDTH 2U
- #define LPDDR4__WR_ORDER_REQ__REG DENALI_CTL_289
- #define LPDDR4__WR_ORDER_REQ__FLD LPDDR4__DENALI_CTL_289__WR_ORDER_REQ
- #define LPDDR4__DENALI_CTL_289__CONTROLLER_BUSY_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_289__CONTROLLER_BUSY_SHIFT 8U
- #define LPDDR4__DENALI_CTL_289__CONTROLLER_BUSY_WIDTH 1U
- #define LPDDR4__DENALI_CTL_289__CONTROLLER_BUSY_WOCLR 0U
- #define LPDDR4__DENALI_CTL_289__CONTROLLER_BUSY_WOSET 0U
- #define LPDDR4__CONTROLLER_BUSY__REG DENALI_CTL_289
- #define LPDDR4__CONTROLLER_BUSY__FLD LPDDR4__DENALI_CTL_289__CONTROLLER_BUSY
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_SHIFT 16U
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_WIDTH 1U
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_WOCLR 0U
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_WOSET 0U
- #define LPDDR4__CTRLUPD_REQ__REG DENALI_CTL_289
- #define LPDDR4__CTRLUPD_REQ__FLD LPDDR4__DENALI_CTL_289__CTRLUPD_REQ
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_PER_AREF_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_PER_AREF_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_PER_AREF_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_PER_AREF_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_PER_AREF_EN_WOSET 0U
- #define LPDDR4__CTRLUPD_REQ_PER_AREF_EN__REG DENALI_CTL_289
- #define LPDDR4__CTRLUPD_REQ_PER_AREF_EN__FLD LPDDR4__DENALI_CTL_289__CTRLUPD_REQ_PER_AREF_EN
- #define LPDDR4__DENALI_CTL_290_READ_MASK 0x03030301U
- #define LPDDR4__DENALI_CTL_290_WRITE_MASK 0x03030301U
- #define LPDDR4__DENALI_CTL_290__CTRLUPD_AREF_HP_ENABLE_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_290__CTRLUPD_AREF_HP_ENABLE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_290__CTRLUPD_AREF_HP_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_290__CTRLUPD_AREF_HP_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_290__CTRLUPD_AREF_HP_ENABLE_WOSET 0U
- #define LPDDR4__CTRLUPD_AREF_HP_ENABLE__REG DENALI_CTL_290
- #define LPDDR4__CTRLUPD_AREF_HP_ENABLE__FLD LPDDR4__DENALI_CTL_290__CTRLUPD_AREF_HP_ENABLE
- #define LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F0_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F0_WIDTH 2U
- #define LPDDR4__PREAMBLE_SUPPORT_F0__REG DENALI_CTL_290
- #define LPDDR4__PREAMBLE_SUPPORT_F0__FLD LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F0
- #define LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F1_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F1_WIDTH 2U
- #define LPDDR4__PREAMBLE_SUPPORT_F1__REG DENALI_CTL_290
- #define LPDDR4__PREAMBLE_SUPPORT_F1__FLD LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F1
- #define LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F2_MASK 0x03000000U
- #define LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F2_WIDTH 2U
- #define LPDDR4__PREAMBLE_SUPPORT_F2__REG DENALI_CTL_290
- #define LPDDR4__PREAMBLE_SUPPORT_F2__FLD LPDDR4__DENALI_CTL_290__PREAMBLE_SUPPORT_F2
- #define LPDDR4__DENALI_CTL_291_READ_MASK 0x1F010101U
- #define LPDDR4__DENALI_CTL_291_WRITE_MASK 0x1F010101U
- #define LPDDR4__DENALI_CTL_291__RD_PREAMBLE_TRAINING_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_291__RD_PREAMBLE_TRAINING_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_291__RD_PREAMBLE_TRAINING_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_291__RD_PREAMBLE_TRAINING_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_291__RD_PREAMBLE_TRAINING_EN_WOSET 0U
- #define LPDDR4__RD_PREAMBLE_TRAINING_EN__REG DENALI_CTL_291
- #define LPDDR4__RD_PREAMBLE_TRAINING_EN__FLD LPDDR4__DENALI_CTL_291__RD_PREAMBLE_TRAINING_EN
- #define LPDDR4__DENALI_CTL_291__WR_DBI_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_291__WR_DBI_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_291__WR_DBI_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_291__WR_DBI_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_291__WR_DBI_EN_WOSET 0U
- #define LPDDR4__WR_DBI_EN__REG DENALI_CTL_291
- #define LPDDR4__WR_DBI_EN__FLD LPDDR4__DENALI_CTL_291__WR_DBI_EN
- #define LPDDR4__DENALI_CTL_291__RD_DBI_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_291__RD_DBI_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_291__RD_DBI_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_291__RD_DBI_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_291__RD_DBI_EN_WOSET 0U
- #define LPDDR4__RD_DBI_EN__REG DENALI_CTL_291
- #define LPDDR4__RD_DBI_EN__FLD LPDDR4__DENALI_CTL_291__RD_DBI_EN
- #define LPDDR4__DENALI_CTL_291__DFI_ERROR_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_291__DFI_ERROR_SHIFT 24U
- #define LPDDR4__DENALI_CTL_291__DFI_ERROR_WIDTH 5U
- #define LPDDR4__DFI_ERROR__REG DENALI_CTL_291
- #define LPDDR4__DFI_ERROR__FLD LPDDR4__DENALI_CTL_291__DFI_ERROR
- #define LPDDR4__DENALI_CTL_292_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_292_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_292__DFI_ERROR_INFO_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_292__DFI_ERROR_INFO_SHIFT 0U
- #define LPDDR4__DENALI_CTL_292__DFI_ERROR_INFO_WIDTH 20U
- #define LPDDR4__DFI_ERROR_INFO__REG DENALI_CTL_292
- #define LPDDR4__DFI_ERROR_INFO__FLD LPDDR4__DENALI_CTL_292__DFI_ERROR_INFO
- #define LPDDR4__DENALI_CTL_292__MC_RESERVED28_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_292__MC_RESERVED28_SHIFT 24U
- #define LPDDR4__DENALI_CTL_292__MC_RESERVED28_WIDTH 1U
- #define LPDDR4__DENALI_CTL_292__MC_RESERVED28_WOCLR 0U
- #define LPDDR4__DENALI_CTL_292__MC_RESERVED28_WOSET 0U
- #define LPDDR4__MC_RESERVED28__REG DENALI_CTL_292
- #define LPDDR4__MC_RESERVED28__FLD LPDDR4__DENALI_CTL_292__MC_RESERVED28
- #define LPDDR4__DENALI_CTL_293_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_293_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_293__INT_STATUS_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_293__INT_STATUS_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_293__INT_STATUS_0_WIDTH 32U
- #define LPDDR4__INT_STATUS_0__REG DENALI_CTL_293
- #define LPDDR4__INT_STATUS_0__FLD LPDDR4__DENALI_CTL_293__INT_STATUS_0
- #define LPDDR4__DENALI_CTL_294_READ_MASK 0x00001FFFU
- #define LPDDR4__DENALI_CTL_294_WRITE_MASK 0x00001FFFU
- #define LPDDR4__DENALI_CTL_294__INT_STATUS_1_MASK 0x00001FFFU
- #define LPDDR4__DENALI_CTL_294__INT_STATUS_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_294__INT_STATUS_1_WIDTH 13U
- #define LPDDR4__INT_STATUS_1__REG DENALI_CTL_294
- #define LPDDR4__INT_STATUS_1__FLD LPDDR4__DENALI_CTL_294__INT_STATUS_1
- #define LPDDR4__DENALI_CTL_295__INT_ACK_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_295__INT_ACK_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_295__INT_ACK_0_WIDTH 32U
- #define LPDDR4__INT_ACK_0__REG DENALI_CTL_295
- #define LPDDR4__INT_ACK_0__FLD LPDDR4__DENALI_CTL_295__INT_ACK_0
- #define LPDDR4__DENALI_CTL_296__INT_ACK_1_MASK 0x00000FFFU
- #define LPDDR4__DENALI_CTL_296__INT_ACK_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_296__INT_ACK_1_WIDTH 12U
- #define LPDDR4__INT_ACK_1__REG DENALI_CTL_296
- #define LPDDR4__INT_ACK_1__FLD LPDDR4__DENALI_CTL_296__INT_ACK_1
- #define LPDDR4__DENALI_CTL_297_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_297_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_297__INT_MASK_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_297__INT_MASK_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_297__INT_MASK_0_WIDTH 32U
- #define LPDDR4__INT_MASK_0__REG DENALI_CTL_297
- #define LPDDR4__INT_MASK_0__FLD LPDDR4__DENALI_CTL_297__INT_MASK_0
- #define LPDDR4__DENALI_CTL_298_READ_MASK 0x00001FFFU
- #define LPDDR4__DENALI_CTL_298_WRITE_MASK 0x00001FFFU
- #define LPDDR4__DENALI_CTL_298__INT_MASK_1_MASK 0x00001FFFU
- #define LPDDR4__DENALI_CTL_298__INT_MASK_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_298__INT_MASK_1_WIDTH 13U
- #define LPDDR4__INT_MASK_1__REG DENALI_CTL_298
- #define LPDDR4__INT_MASK_1__FLD LPDDR4__DENALI_CTL_298__INT_MASK_1
- #define LPDDR4__DENALI_CTL_299_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_299_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_299__OUT_OF_RANGE_ADDR_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_299__OUT_OF_RANGE_ADDR_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_299__OUT_OF_RANGE_ADDR_0_WIDTH 32U
- #define LPDDR4__OUT_OF_RANGE_ADDR_0__REG DENALI_CTL_299
- #define LPDDR4__OUT_OF_RANGE_ADDR_0__FLD LPDDR4__DENALI_CTL_299__OUT_OF_RANGE_ADDR_0
- #define LPDDR4__DENALI_CTL_300_READ_MASK 0x7F0FFF07U
- #define LPDDR4__DENALI_CTL_300_WRITE_MASK 0x7F0FFF07U
- #define LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_ADDR_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_ADDR_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_ADDR_1_WIDTH 3U
- #define LPDDR4__OUT_OF_RANGE_ADDR_1__REG DENALI_CTL_300
- #define LPDDR4__OUT_OF_RANGE_ADDR_1__FLD LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_ADDR_1
- #define LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_LENGTH_MASK 0x000FFF00U
- #define LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_LENGTH_SHIFT 8U
- #define LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_LENGTH_WIDTH 12U
- #define LPDDR4__OUT_OF_RANGE_LENGTH__REG DENALI_CTL_300
- #define LPDDR4__OUT_OF_RANGE_LENGTH__FLD LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_LENGTH
- #define LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_TYPE_MASK 0x7F000000U
- #define LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_TYPE_SHIFT 24U
- #define LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_TYPE_WIDTH 7U
- #define LPDDR4__OUT_OF_RANGE_TYPE__REG DENALI_CTL_300
- #define LPDDR4__OUT_OF_RANGE_TYPE__FLD LPDDR4__DENALI_CTL_300__OUT_OF_RANGE_TYPE
- #define LPDDR4__DENALI_CTL_301_READ_MASK 0x0000003FU
- #define LPDDR4__DENALI_CTL_301_WRITE_MASK 0x0000003FU
- #define LPDDR4__DENALI_CTL_301__OUT_OF_RANGE_SOURCE_ID_MASK 0x0000003FU
- #define LPDDR4__DENALI_CTL_301__OUT_OF_RANGE_SOURCE_ID_SHIFT 0U
- #define LPDDR4__DENALI_CTL_301__OUT_OF_RANGE_SOURCE_ID_WIDTH 6U
- #define LPDDR4__OUT_OF_RANGE_SOURCE_ID__REG DENALI_CTL_301
- #define LPDDR4__OUT_OF_RANGE_SOURCE_ID__FLD LPDDR4__DENALI_CTL_301__OUT_OF_RANGE_SOURCE_ID
- #define LPDDR4__DENALI_CTL_302_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_302_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_302__BIST_EXP_DATA_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_302__BIST_EXP_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_302__BIST_EXP_DATA_0_WIDTH 32U
- #define LPDDR4__BIST_EXP_DATA_0__REG DENALI_CTL_302
- #define LPDDR4__BIST_EXP_DATA_0__FLD LPDDR4__DENALI_CTL_302__BIST_EXP_DATA_0
- #define LPDDR4__DENALI_CTL_303_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_303_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_303__BIST_EXP_DATA_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_303__BIST_EXP_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_303__BIST_EXP_DATA_1_WIDTH 32U
- #define LPDDR4__BIST_EXP_DATA_1__REG DENALI_CTL_303
- #define LPDDR4__BIST_EXP_DATA_1__FLD LPDDR4__DENALI_CTL_303__BIST_EXP_DATA_1
- #define LPDDR4__DENALI_CTL_304_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_304_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_304__BIST_EXP_DATA_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_304__BIST_EXP_DATA_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_304__BIST_EXP_DATA_2_WIDTH 32U
- #define LPDDR4__BIST_EXP_DATA_2__REG DENALI_CTL_304
- #define LPDDR4__BIST_EXP_DATA_2__FLD LPDDR4__DENALI_CTL_304__BIST_EXP_DATA_2
- #define LPDDR4__DENALI_CTL_305_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_305_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_305__BIST_EXP_DATA_3_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_305__BIST_EXP_DATA_3_SHIFT 0U
- #define LPDDR4__DENALI_CTL_305__BIST_EXP_DATA_3_WIDTH 32U
- #define LPDDR4__BIST_EXP_DATA_3__REG DENALI_CTL_305
- #define LPDDR4__BIST_EXP_DATA_3__FLD LPDDR4__DENALI_CTL_305__BIST_EXP_DATA_3
- #define LPDDR4__DENALI_CTL_306_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_306_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_306__BIST_FAIL_DATA_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_306__BIST_FAIL_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_306__BIST_FAIL_DATA_0_WIDTH 32U
- #define LPDDR4__BIST_FAIL_DATA_0__REG DENALI_CTL_306
- #define LPDDR4__BIST_FAIL_DATA_0__FLD LPDDR4__DENALI_CTL_306__BIST_FAIL_DATA_0
- #define LPDDR4__DENALI_CTL_307_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_307_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_307__BIST_FAIL_DATA_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_307__BIST_FAIL_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_307__BIST_FAIL_DATA_1_WIDTH 32U
- #define LPDDR4__BIST_FAIL_DATA_1__REG DENALI_CTL_307
- #define LPDDR4__BIST_FAIL_DATA_1__FLD LPDDR4__DENALI_CTL_307__BIST_FAIL_DATA_1
- #define LPDDR4__DENALI_CTL_308_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_308_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_308__BIST_FAIL_DATA_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_308__BIST_FAIL_DATA_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_308__BIST_FAIL_DATA_2_WIDTH 32U
- #define LPDDR4__BIST_FAIL_DATA_2__REG DENALI_CTL_308
- #define LPDDR4__BIST_FAIL_DATA_2__FLD LPDDR4__DENALI_CTL_308__BIST_FAIL_DATA_2
- #define LPDDR4__DENALI_CTL_309_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_309_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_309__BIST_FAIL_DATA_3_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_309__BIST_FAIL_DATA_3_SHIFT 0U
- #define LPDDR4__DENALI_CTL_309__BIST_FAIL_DATA_3_WIDTH 32U
- #define LPDDR4__BIST_FAIL_DATA_3__REG DENALI_CTL_309
- #define LPDDR4__BIST_FAIL_DATA_3__FLD LPDDR4__DENALI_CTL_309__BIST_FAIL_DATA_3
- #define LPDDR4__DENALI_CTL_310_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_310_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_310__BIST_FAIL_ADDR_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_310__BIST_FAIL_ADDR_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_310__BIST_FAIL_ADDR_0_WIDTH 32U
- #define LPDDR4__BIST_FAIL_ADDR_0__REG DENALI_CTL_310
- #define LPDDR4__BIST_FAIL_ADDR_0__FLD LPDDR4__DENALI_CTL_310__BIST_FAIL_ADDR_0
- #define LPDDR4__DENALI_CTL_311_READ_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_311_WRITE_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_311__BIST_FAIL_ADDR_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_311__BIST_FAIL_ADDR_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_311__BIST_FAIL_ADDR_1_WIDTH 3U
- #define LPDDR4__BIST_FAIL_ADDR_1__REG DENALI_CTL_311
- #define LPDDR4__BIST_FAIL_ADDR_1__FLD LPDDR4__DENALI_CTL_311__BIST_FAIL_ADDR_1
- #define LPDDR4__DENALI_CTL_312_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_312_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_312__PORT_CMD_ERROR_ADDR_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_312__PORT_CMD_ERROR_ADDR_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_312__PORT_CMD_ERROR_ADDR_0_WIDTH 32U
- #define LPDDR4__PORT_CMD_ERROR_ADDR_0__REG DENALI_CTL_312
- #define LPDDR4__PORT_CMD_ERROR_ADDR_0__FLD LPDDR4__DENALI_CTL_312__PORT_CMD_ERROR_ADDR_0
- #define LPDDR4__DENALI_CTL_313_READ_MASK 0x03033F07U
- #define LPDDR4__DENALI_CTL_313_WRITE_MASK 0x03033F07U
- #define LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_ADDR_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_ADDR_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_ADDR_1_WIDTH 3U
- #define LPDDR4__PORT_CMD_ERROR_ADDR_1__REG DENALI_CTL_313
- #define LPDDR4__PORT_CMD_ERROR_ADDR_1__FLD LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_ADDR_1
- #define LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_ID_MASK 0x00003F00U
- #define LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_ID_SHIFT 8U
- #define LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_ID_WIDTH 6U
- #define LPDDR4__PORT_CMD_ERROR_ID__REG DENALI_CTL_313
- #define LPDDR4__PORT_CMD_ERROR_ID__FLD LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_ID
- #define LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_TYPE_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_TYPE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_TYPE_WIDTH 2U
- #define LPDDR4__PORT_CMD_ERROR_TYPE__REG DENALI_CTL_313
- #define LPDDR4__PORT_CMD_ERROR_TYPE__FLD LPDDR4__DENALI_CTL_313__PORT_CMD_ERROR_TYPE
- #define LPDDR4__DENALI_CTL_313__ODT_RD_MAP_CS0_MASK 0x03000000U
- #define LPDDR4__DENALI_CTL_313__ODT_RD_MAP_CS0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_313__ODT_RD_MAP_CS0_WIDTH 2U
- #define LPDDR4__ODT_RD_MAP_CS0__REG DENALI_CTL_313
- #define LPDDR4__ODT_RD_MAP_CS0__FLD LPDDR4__DENALI_CTL_313__ODT_RD_MAP_CS0
- #define LPDDR4__DENALI_CTL_314_READ_MASK 0xFF030303U
- #define LPDDR4__DENALI_CTL_314_WRITE_MASK 0xFF030303U
- #define LPDDR4__DENALI_CTL_314__ODT_WR_MAP_CS0_MASK 0x00000003U
- #define LPDDR4__DENALI_CTL_314__ODT_WR_MAP_CS0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_314__ODT_WR_MAP_CS0_WIDTH 2U
- #define LPDDR4__ODT_WR_MAP_CS0__REG DENALI_CTL_314
- #define LPDDR4__ODT_WR_MAP_CS0__FLD LPDDR4__DENALI_CTL_314__ODT_WR_MAP_CS0
- #define LPDDR4__DENALI_CTL_314__ODT_RD_MAP_CS1_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_314__ODT_RD_MAP_CS1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_314__ODT_RD_MAP_CS1_WIDTH 2U
- #define LPDDR4__ODT_RD_MAP_CS1__REG DENALI_CTL_314
- #define LPDDR4__ODT_RD_MAP_CS1__FLD LPDDR4__DENALI_CTL_314__ODT_RD_MAP_CS1
- #define LPDDR4__DENALI_CTL_314__ODT_WR_MAP_CS1_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_314__ODT_WR_MAP_CS1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_314__ODT_WR_MAP_CS1_WIDTH 2U
- #define LPDDR4__ODT_WR_MAP_CS1__REG DENALI_CTL_314
- #define LPDDR4__ODT_WR_MAP_CS1__FLD LPDDR4__DENALI_CTL_314__ODT_WR_MAP_CS1
- #define LPDDR4__DENALI_CTL_314__TODTL_2CMD_F0_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_314__TODTL_2CMD_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_314__TODTL_2CMD_F0_WIDTH 8U
- #define LPDDR4__TODTL_2CMD_F0__REG DENALI_CTL_314
- #define LPDDR4__TODTL_2CMD_F0__FLD LPDDR4__DENALI_CTL_314__TODTL_2CMD_F0
- #define LPDDR4__DENALI_CTL_315_READ_MASK 0x0FFF0F0FU
- #define LPDDR4__DENALI_CTL_315_WRITE_MASK 0x0FFF0F0FU
- #define LPDDR4__DENALI_CTL_315__TODTH_WR_F0_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_315__TODTH_WR_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_315__TODTH_WR_F0_WIDTH 4U
- #define LPDDR4__TODTH_WR_F0__REG DENALI_CTL_315
- #define LPDDR4__TODTH_WR_F0__FLD LPDDR4__DENALI_CTL_315__TODTH_WR_F0
- #define LPDDR4__DENALI_CTL_315__TODTH_RD_F0_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_315__TODTH_RD_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_315__TODTH_RD_F0_WIDTH 4U
- #define LPDDR4__TODTH_RD_F0__REG DENALI_CTL_315
- #define LPDDR4__TODTH_RD_F0__FLD LPDDR4__DENALI_CTL_315__TODTH_RD_F0
- #define LPDDR4__DENALI_CTL_315__TODTL_2CMD_F1_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_315__TODTL_2CMD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_315__TODTL_2CMD_F1_WIDTH 8U
- #define LPDDR4__TODTL_2CMD_F1__REG DENALI_CTL_315
- #define LPDDR4__TODTL_2CMD_F1__FLD LPDDR4__DENALI_CTL_315__TODTL_2CMD_F1
- #define LPDDR4__DENALI_CTL_315__TODTH_WR_F1_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_315__TODTH_WR_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_315__TODTH_WR_F1_WIDTH 4U
- #define LPDDR4__TODTH_WR_F1__REG DENALI_CTL_315
- #define LPDDR4__TODTH_WR_F1__FLD LPDDR4__DENALI_CTL_315__TODTH_WR_F1
- #define LPDDR4__DENALI_CTL_316_READ_MASK 0x0F0FFF0FU
- #define LPDDR4__DENALI_CTL_316_WRITE_MASK 0x0F0FFF0FU
- #define LPDDR4__DENALI_CTL_316__TODTH_RD_F1_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_316__TODTH_RD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_316__TODTH_RD_F1_WIDTH 4U
- #define LPDDR4__TODTH_RD_F1__REG DENALI_CTL_316
- #define LPDDR4__TODTH_RD_F1__FLD LPDDR4__DENALI_CTL_316__TODTH_RD_F1
- #define LPDDR4__DENALI_CTL_316__TODTL_2CMD_F2_MASK 0x0000FF00U
- #define LPDDR4__DENALI_CTL_316__TODTL_2CMD_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_316__TODTL_2CMD_F2_WIDTH 8U
- #define LPDDR4__TODTL_2CMD_F2__REG DENALI_CTL_316
- #define LPDDR4__TODTL_2CMD_F2__FLD LPDDR4__DENALI_CTL_316__TODTL_2CMD_F2
- #define LPDDR4__DENALI_CTL_316__TODTH_WR_F2_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_316__TODTH_WR_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_316__TODTH_WR_F2_WIDTH 4U
- #define LPDDR4__TODTH_WR_F2__REG DENALI_CTL_316
- #define LPDDR4__TODTH_WR_F2__FLD LPDDR4__DENALI_CTL_316__TODTH_WR_F2
- #define LPDDR4__DENALI_CTL_316__TODTH_RD_F2_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_316__TODTH_RD_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_316__TODTH_RD_F2_WIDTH 4U
- #define LPDDR4__TODTH_RD_F2__REG DENALI_CTL_316
- #define LPDDR4__TODTH_RD_F2__FLD LPDDR4__DENALI_CTL_316__TODTH_RD_F2
- #define LPDDR4__DENALI_CTL_317_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_317_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F0_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F0_WIDTH 1U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F0_WOCLR 0U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F0_WOSET 0U
- #define LPDDR4__ODT_EN_F0__REG DENALI_CTL_317
- #define LPDDR4__ODT_EN_F0__FLD LPDDR4__DENALI_CTL_317__ODT_EN_F0
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F1_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F1_WIDTH 1U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F1_WOCLR 0U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F1_WOSET 0U
- #define LPDDR4__ODT_EN_F1__REG DENALI_CTL_317
- #define LPDDR4__ODT_EN_F1__FLD LPDDR4__DENALI_CTL_317__ODT_EN_F1
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F2_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F2_WIDTH 1U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F2_WOCLR 0U
- #define LPDDR4__DENALI_CTL_317__ODT_EN_F2_WOSET 0U
- #define LPDDR4__ODT_EN_F2__REG DENALI_CTL_317
- #define LPDDR4__ODT_EN_F2__FLD LPDDR4__DENALI_CTL_317__ODT_EN_F2
- #define LPDDR4__DENALI_CTL_317__EN_ODT_ASSERT_EXCEPT_RD_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_317__EN_ODT_ASSERT_EXCEPT_RD_SHIFT 24U
- #define LPDDR4__DENALI_CTL_317__EN_ODT_ASSERT_EXCEPT_RD_WIDTH 1U
- #define LPDDR4__DENALI_CTL_317__EN_ODT_ASSERT_EXCEPT_RD_WOCLR 0U
- #define LPDDR4__DENALI_CTL_317__EN_ODT_ASSERT_EXCEPT_RD_WOSET 0U
- #define LPDDR4__EN_ODT_ASSERT_EXCEPT_RD__REG DENALI_CTL_317
- #define LPDDR4__EN_ODT_ASSERT_EXCEPT_RD__FLD LPDDR4__DENALI_CTL_317__EN_ODT_ASSERT_EXCEPT_RD
- #define LPDDR4__DENALI_CTL_318_READ_MASK 0x3F3F3F3FU
- #define LPDDR4__DENALI_CTL_318_WRITE_MASK 0x3F3F3F3FU
- #define LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F0_MASK 0x0000003FU
- #define LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F0_WIDTH 6U
- #define LPDDR4__WR_TO_ODTH_F0__REG DENALI_CTL_318
- #define LPDDR4__WR_TO_ODTH_F0__FLD LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F0
- #define LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F1_MASK 0x00003F00U
- #define LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F1_WIDTH 6U
- #define LPDDR4__WR_TO_ODTH_F1__REG DENALI_CTL_318
- #define LPDDR4__WR_TO_ODTH_F1__FLD LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F1
- #define LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F2_MASK 0x003F0000U
- #define LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F2_WIDTH 6U
- #define LPDDR4__WR_TO_ODTH_F2__REG DENALI_CTL_318
- #define LPDDR4__WR_TO_ODTH_F2__FLD LPDDR4__DENALI_CTL_318__WR_TO_ODTH_F2
- #define LPDDR4__DENALI_CTL_318__RD_TO_ODTH_F0_MASK 0x3F000000U
- #define LPDDR4__DENALI_CTL_318__RD_TO_ODTH_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_318__RD_TO_ODTH_F0_WIDTH 6U
- #define LPDDR4__RD_TO_ODTH_F0__REG DENALI_CTL_318
- #define LPDDR4__RD_TO_ODTH_F0__FLD LPDDR4__DENALI_CTL_318__RD_TO_ODTH_F0
- #define LPDDR4__DENALI_CTL_319_READ_MASK 0x1F1F3F3FU
- #define LPDDR4__DENALI_CTL_319_WRITE_MASK 0x1F1F3F3FU
- #define LPDDR4__DENALI_CTL_319__RD_TO_ODTH_F1_MASK 0x0000003FU
- #define LPDDR4__DENALI_CTL_319__RD_TO_ODTH_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_319__RD_TO_ODTH_F1_WIDTH 6U
- #define LPDDR4__RD_TO_ODTH_F1__REG DENALI_CTL_319
- #define LPDDR4__RD_TO_ODTH_F1__FLD LPDDR4__DENALI_CTL_319__RD_TO_ODTH_F1
- #define LPDDR4__DENALI_CTL_319__RD_TO_ODTH_F2_MASK 0x00003F00U
- #define LPDDR4__DENALI_CTL_319__RD_TO_ODTH_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_319__RD_TO_ODTH_F2_WIDTH 6U
- #define LPDDR4__RD_TO_ODTH_F2__REG DENALI_CTL_319
- #define LPDDR4__RD_TO_ODTH_F2__FLD LPDDR4__DENALI_CTL_319__RD_TO_ODTH_F2
- #define LPDDR4__DENALI_CTL_319__RW2MRW_DLY_F0_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_319__RW2MRW_DLY_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_319__RW2MRW_DLY_F0_WIDTH 5U
- #define LPDDR4__RW2MRW_DLY_F0__REG DENALI_CTL_319
- #define LPDDR4__RW2MRW_DLY_F0__FLD LPDDR4__DENALI_CTL_319__RW2MRW_DLY_F0
- #define LPDDR4__DENALI_CTL_319__RW2MRW_DLY_F1_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_319__RW2MRW_DLY_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_319__RW2MRW_DLY_F1_WIDTH 5U
- #define LPDDR4__RW2MRW_DLY_F1__REG DENALI_CTL_319
- #define LPDDR4__RW2MRW_DLY_F1__FLD LPDDR4__DENALI_CTL_319__RW2MRW_DLY_F1
- #define LPDDR4__DENALI_CTL_320_READ_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_320_WRITE_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_320__RW2MRW_DLY_F2_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_320__RW2MRW_DLY_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_320__RW2MRW_DLY_F2_WIDTH 5U
- #define LPDDR4__RW2MRW_DLY_F2__REG DENALI_CTL_320
- #define LPDDR4__RW2MRW_DLY_F2__FLD LPDDR4__DENALI_CTL_320__RW2MRW_DLY_F2
- #define LPDDR4__DENALI_CTL_320__R2R_DIFFCS_DLY_F0_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_320__R2R_DIFFCS_DLY_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_320__R2R_DIFFCS_DLY_F0_WIDTH 5U
- #define LPDDR4__R2R_DIFFCS_DLY_F0__REG DENALI_CTL_320
- #define LPDDR4__R2R_DIFFCS_DLY_F0__FLD LPDDR4__DENALI_CTL_320__R2R_DIFFCS_DLY_F0
- #define LPDDR4__DENALI_CTL_320__R2W_DIFFCS_DLY_F0_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_320__R2W_DIFFCS_DLY_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_320__R2W_DIFFCS_DLY_F0_WIDTH 5U
- #define LPDDR4__R2W_DIFFCS_DLY_F0__REG DENALI_CTL_320
- #define LPDDR4__R2W_DIFFCS_DLY_F0__FLD LPDDR4__DENALI_CTL_320__R2W_DIFFCS_DLY_F0
- #define LPDDR4__DENALI_CTL_320__W2R_DIFFCS_DLY_F0_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_320__W2R_DIFFCS_DLY_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_320__W2R_DIFFCS_DLY_F0_WIDTH 5U
- #define LPDDR4__W2R_DIFFCS_DLY_F0__REG DENALI_CTL_320
- #define LPDDR4__W2R_DIFFCS_DLY_F0__FLD LPDDR4__DENALI_CTL_320__W2R_DIFFCS_DLY_F0
- #define LPDDR4__DENALI_CTL_321_READ_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_321_WRITE_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_321__W2W_DIFFCS_DLY_F0_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_321__W2W_DIFFCS_DLY_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_321__W2W_DIFFCS_DLY_F0_WIDTH 5U
- #define LPDDR4__W2W_DIFFCS_DLY_F0__REG DENALI_CTL_321
- #define LPDDR4__W2W_DIFFCS_DLY_F0__FLD LPDDR4__DENALI_CTL_321__W2W_DIFFCS_DLY_F0
- #define LPDDR4__DENALI_CTL_321__R2R_DIFFCS_DLY_F1_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_321__R2R_DIFFCS_DLY_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_321__R2R_DIFFCS_DLY_F1_WIDTH 5U
- #define LPDDR4__R2R_DIFFCS_DLY_F1__REG DENALI_CTL_321
- #define LPDDR4__R2R_DIFFCS_DLY_F1__FLD LPDDR4__DENALI_CTL_321__R2R_DIFFCS_DLY_F1
- #define LPDDR4__DENALI_CTL_321__R2W_DIFFCS_DLY_F1_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_321__R2W_DIFFCS_DLY_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_321__R2W_DIFFCS_DLY_F1_WIDTH 5U
- #define LPDDR4__R2W_DIFFCS_DLY_F1__REG DENALI_CTL_321
- #define LPDDR4__R2W_DIFFCS_DLY_F1__FLD LPDDR4__DENALI_CTL_321__R2W_DIFFCS_DLY_F1
- #define LPDDR4__DENALI_CTL_321__W2R_DIFFCS_DLY_F1_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_321__W2R_DIFFCS_DLY_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_321__W2R_DIFFCS_DLY_F1_WIDTH 5U
- #define LPDDR4__W2R_DIFFCS_DLY_F1__REG DENALI_CTL_321
- #define LPDDR4__W2R_DIFFCS_DLY_F1__FLD LPDDR4__DENALI_CTL_321__W2R_DIFFCS_DLY_F1
- #define LPDDR4__DENALI_CTL_322_READ_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_322_WRITE_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_322__W2W_DIFFCS_DLY_F1_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_322__W2W_DIFFCS_DLY_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_322__W2W_DIFFCS_DLY_F1_WIDTH 5U
- #define LPDDR4__W2W_DIFFCS_DLY_F1__REG DENALI_CTL_322
- #define LPDDR4__W2W_DIFFCS_DLY_F1__FLD LPDDR4__DENALI_CTL_322__W2W_DIFFCS_DLY_F1
- #define LPDDR4__DENALI_CTL_322__R2R_DIFFCS_DLY_F2_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_322__R2R_DIFFCS_DLY_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_322__R2R_DIFFCS_DLY_F2_WIDTH 5U
- #define LPDDR4__R2R_DIFFCS_DLY_F2__REG DENALI_CTL_322
- #define LPDDR4__R2R_DIFFCS_DLY_F2__FLD LPDDR4__DENALI_CTL_322__R2R_DIFFCS_DLY_F2
- #define LPDDR4__DENALI_CTL_322__R2W_DIFFCS_DLY_F2_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_322__R2W_DIFFCS_DLY_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_322__R2W_DIFFCS_DLY_F2_WIDTH 5U
- #define LPDDR4__R2W_DIFFCS_DLY_F2__REG DENALI_CTL_322
- #define LPDDR4__R2W_DIFFCS_DLY_F2__FLD LPDDR4__DENALI_CTL_322__R2W_DIFFCS_DLY_F2
- #define LPDDR4__DENALI_CTL_322__W2R_DIFFCS_DLY_F2_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_322__W2R_DIFFCS_DLY_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_322__W2R_DIFFCS_DLY_F2_WIDTH 5U
- #define LPDDR4__W2R_DIFFCS_DLY_F2__REG DENALI_CTL_322
- #define LPDDR4__W2R_DIFFCS_DLY_F2__FLD LPDDR4__DENALI_CTL_322__W2R_DIFFCS_DLY_F2
- #define LPDDR4__DENALI_CTL_323_READ_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_323_WRITE_MASK 0x1F1F1F1FU
- #define LPDDR4__DENALI_CTL_323__W2W_DIFFCS_DLY_F2_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_323__W2W_DIFFCS_DLY_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_323__W2W_DIFFCS_DLY_F2_WIDTH 5U
- #define LPDDR4__W2W_DIFFCS_DLY_F2__REG DENALI_CTL_323
- #define LPDDR4__W2W_DIFFCS_DLY_F2__FLD LPDDR4__DENALI_CTL_323__W2W_DIFFCS_DLY_F2
- #define LPDDR4__DENALI_CTL_323__R2R_SAMECS_DLY_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_323__R2R_SAMECS_DLY_SHIFT 8U
- #define LPDDR4__DENALI_CTL_323__R2R_SAMECS_DLY_WIDTH 5U
- #define LPDDR4__R2R_SAMECS_DLY__REG DENALI_CTL_323
- #define LPDDR4__R2R_SAMECS_DLY__FLD LPDDR4__DENALI_CTL_323__R2R_SAMECS_DLY
- #define LPDDR4__DENALI_CTL_323__R2W_SAMECS_DLY_F0_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_323__R2W_SAMECS_DLY_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_323__R2W_SAMECS_DLY_F0_WIDTH 5U
- #define LPDDR4__R2W_SAMECS_DLY_F0__REG DENALI_CTL_323
- #define LPDDR4__R2W_SAMECS_DLY_F0__FLD LPDDR4__DENALI_CTL_323__R2W_SAMECS_DLY_F0
- #define LPDDR4__DENALI_CTL_323__R2W_SAMECS_DLY_F1_MASK 0x1F000000U
- #define LPDDR4__DENALI_CTL_323__R2W_SAMECS_DLY_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_323__R2W_SAMECS_DLY_F1_WIDTH 5U
- #define LPDDR4__R2W_SAMECS_DLY_F1__REG DENALI_CTL_323
- #define LPDDR4__R2W_SAMECS_DLY_F1__FLD LPDDR4__DENALI_CTL_323__R2W_SAMECS_DLY_F1
- #define LPDDR4__DENALI_CTL_324_READ_MASK 0x0F1F1F1FU
- #define LPDDR4__DENALI_CTL_324_WRITE_MASK 0x0F1F1F1FU
- #define LPDDR4__DENALI_CTL_324__R2W_SAMECS_DLY_F2_MASK 0x0000001FU
- #define LPDDR4__DENALI_CTL_324__R2W_SAMECS_DLY_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_324__R2W_SAMECS_DLY_F2_WIDTH 5U
- #define LPDDR4__R2W_SAMECS_DLY_F2__REG DENALI_CTL_324
- #define LPDDR4__R2W_SAMECS_DLY_F2__FLD LPDDR4__DENALI_CTL_324__R2W_SAMECS_DLY_F2
- #define LPDDR4__DENALI_CTL_324__W2R_SAMECS_DLY_MASK 0x00001F00U
- #define LPDDR4__DENALI_CTL_324__W2R_SAMECS_DLY_SHIFT 8U
- #define LPDDR4__DENALI_CTL_324__W2R_SAMECS_DLY_WIDTH 5U
- #define LPDDR4__W2R_SAMECS_DLY__REG DENALI_CTL_324
- #define LPDDR4__W2R_SAMECS_DLY__FLD LPDDR4__DENALI_CTL_324__W2R_SAMECS_DLY
- #define LPDDR4__DENALI_CTL_324__W2W_SAMECS_DLY_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_324__W2W_SAMECS_DLY_SHIFT 16U
- #define LPDDR4__DENALI_CTL_324__W2W_SAMECS_DLY_WIDTH 5U
- #define LPDDR4__W2W_SAMECS_DLY__REG DENALI_CTL_324
- #define LPDDR4__W2W_SAMECS_DLY__FLD LPDDR4__DENALI_CTL_324__W2W_SAMECS_DLY
- #define LPDDR4__DENALI_CTL_324__TDQSCK_MAX_F0_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_324__TDQSCK_MAX_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_324__TDQSCK_MAX_F0_WIDTH 4U
- #define LPDDR4__TDQSCK_MAX_F0__REG DENALI_CTL_324
- #define LPDDR4__TDQSCK_MAX_F0__FLD LPDDR4__DENALI_CTL_324__TDQSCK_MAX_F0
- #define LPDDR4__DENALI_CTL_325_READ_MASK 0x0F070F07U
- #define LPDDR4__DENALI_CTL_325_WRITE_MASK 0x0F070F07U
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MIN_F0_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MIN_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MIN_F0_WIDTH 3U
- #define LPDDR4__TDQSCK_MIN_F0__REG DENALI_CTL_325
- #define LPDDR4__TDQSCK_MIN_F0__FLD LPDDR4__DENALI_CTL_325__TDQSCK_MIN_F0
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MAX_F1_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MAX_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MAX_F1_WIDTH 4U
- #define LPDDR4__TDQSCK_MAX_F1__REG DENALI_CTL_325
- #define LPDDR4__TDQSCK_MAX_F1__FLD LPDDR4__DENALI_CTL_325__TDQSCK_MAX_F1
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MIN_F1_MASK 0x00070000U
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MIN_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MIN_F1_WIDTH 3U
- #define LPDDR4__TDQSCK_MIN_F1__REG DENALI_CTL_325
- #define LPDDR4__TDQSCK_MIN_F1__FLD LPDDR4__DENALI_CTL_325__TDQSCK_MIN_F1
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MAX_F2_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MAX_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_325__TDQSCK_MAX_F2_WIDTH 4U
- #define LPDDR4__TDQSCK_MAX_F2__REG DENALI_CTL_325
- #define LPDDR4__TDQSCK_MAX_F2__FLD LPDDR4__DENALI_CTL_325__TDQSCK_MAX_F2
- #define LPDDR4__DENALI_CTL_326_READ_MASK 0x00000707U
- #define LPDDR4__DENALI_CTL_326_WRITE_MASK 0x00000707U
- #define LPDDR4__DENALI_CTL_326__TDQSCK_MIN_F2_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_326__TDQSCK_MIN_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_326__TDQSCK_MIN_F2_WIDTH 3U
- #define LPDDR4__TDQSCK_MIN_F2__REG DENALI_CTL_326
- #define LPDDR4__TDQSCK_MIN_F2__FLD LPDDR4__DENALI_CTL_326__TDQSCK_MIN_F2
- #define LPDDR4__DENALI_CTL_326__SW_LEVELING_MODE_MASK 0x00000700U
- #define LPDDR4__DENALI_CTL_326__SW_LEVELING_MODE_SHIFT 8U
- #define LPDDR4__DENALI_CTL_326__SW_LEVELING_MODE_WIDTH 3U
- #define LPDDR4__SW_LEVELING_MODE__REG DENALI_CTL_326
- #define LPDDR4__SW_LEVELING_MODE__FLD LPDDR4__DENALI_CTL_326__SW_LEVELING_MODE
- #define LPDDR4__DENALI_CTL_326__SWLVL_LOAD_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_326__SWLVL_LOAD_SHIFT 16U
- #define LPDDR4__DENALI_CTL_326__SWLVL_LOAD_WIDTH 1U
- #define LPDDR4__DENALI_CTL_326__SWLVL_LOAD_WOCLR 0U
- #define LPDDR4__DENALI_CTL_326__SWLVL_LOAD_WOSET 0U
- #define LPDDR4__SWLVL_LOAD__REG DENALI_CTL_326
- #define LPDDR4__SWLVL_LOAD__FLD LPDDR4__DENALI_CTL_326__SWLVL_LOAD
- #define LPDDR4__DENALI_CTL_326__SWLVL_START_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_326__SWLVL_START_SHIFT 24U
- #define LPDDR4__DENALI_CTL_326__SWLVL_START_WIDTH 1U
- #define LPDDR4__DENALI_CTL_326__SWLVL_START_WOCLR 0U
- #define LPDDR4__DENALI_CTL_326__SWLVL_START_WOSET 0U
- #define LPDDR4__SWLVL_START__REG DENALI_CTL_326
- #define LPDDR4__SWLVL_START__FLD LPDDR4__DENALI_CTL_326__SWLVL_START
- #define LPDDR4__DENALI_CTL_327_READ_MASK 0x01010100U
- #define LPDDR4__DENALI_CTL_327_WRITE_MASK 0x01010100U
- #define LPDDR4__DENALI_CTL_327__SWLVL_EXIT_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_327__SWLVL_EXIT_SHIFT 0U
- #define LPDDR4__DENALI_CTL_327__SWLVL_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_327__SWLVL_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_327__SWLVL_EXIT_WOSET 0U
- #define LPDDR4__SWLVL_EXIT__REG DENALI_CTL_327
- #define LPDDR4__SWLVL_EXIT__FLD LPDDR4__DENALI_CTL_327__SWLVL_EXIT
- #define LPDDR4__DENALI_CTL_327__SWLVL_OP_DONE_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_327__SWLVL_OP_DONE_SHIFT 8U
- #define LPDDR4__DENALI_CTL_327__SWLVL_OP_DONE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_327__SWLVL_OP_DONE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_327__SWLVL_OP_DONE_WOSET 0U
- #define LPDDR4__SWLVL_OP_DONE__REG DENALI_CTL_327
- #define LPDDR4__SWLVL_OP_DONE__FLD LPDDR4__DENALI_CTL_327__SWLVL_OP_DONE
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_0_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_0_WIDTH 1U
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_0_WOCLR 0U
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_0_WOSET 0U
- #define LPDDR4__SWLVL_RESP_0__REG DENALI_CTL_327
- #define LPDDR4__SWLVL_RESP_0__FLD LPDDR4__DENALI_CTL_327__SWLVL_RESP_0
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_1_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_1_WIDTH 1U
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_1_WOCLR 0U
- #define LPDDR4__DENALI_CTL_327__SWLVL_RESP_1_WOSET 0U
- #define LPDDR4__SWLVL_RESP_1__REG DENALI_CTL_327
- #define LPDDR4__SWLVL_RESP_1__FLD LPDDR4__DENALI_CTL_327__SWLVL_RESP_1
- #define LPDDR4__DENALI_CTL_328_READ_MASK 0x00010101U
- #define LPDDR4__DENALI_CTL_328_WRITE_MASK 0x00010101U
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_2_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_2_WIDTH 1U
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_2_WOCLR 0U
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_2_WOSET 0U
- #define LPDDR4__SWLVL_RESP_2__REG DENALI_CTL_328
- #define LPDDR4__SWLVL_RESP_2__FLD LPDDR4__DENALI_CTL_328__SWLVL_RESP_2
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_3_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_3_SHIFT 8U
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_3_WIDTH 1U
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_3_WOCLR 0U
- #define LPDDR4__DENALI_CTL_328__SWLVL_RESP_3_WOSET 0U
- #define LPDDR4__SWLVL_RESP_3__REG DENALI_CTL_328
- #define LPDDR4__SWLVL_RESP_3__FLD LPDDR4__DENALI_CTL_328__SWLVL_RESP_3
- #define LPDDR4__DENALI_CTL_328__PHYUPD_APPEND_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_328__PHYUPD_APPEND_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_328__PHYUPD_APPEND_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_328__PHYUPD_APPEND_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_328__PHYUPD_APPEND_EN_WOSET 0U
- #define LPDDR4__PHYUPD_APPEND_EN__REG DENALI_CTL_328
- #define LPDDR4__PHYUPD_APPEND_EN__FLD LPDDR4__DENALI_CTL_328__PHYUPD_APPEND_EN
- #define LPDDR4__DENALI_CTL_328__WRLVL_REQ_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_328__WRLVL_REQ_SHIFT 24U
- #define LPDDR4__DENALI_CTL_328__WRLVL_REQ_WIDTH 1U
- #define LPDDR4__DENALI_CTL_328__WRLVL_REQ_WOCLR 0U
- #define LPDDR4__DENALI_CTL_328__WRLVL_REQ_WOSET 0U
- #define LPDDR4__WRLVL_REQ__REG DENALI_CTL_328
- #define LPDDR4__WRLVL_REQ__FLD LPDDR4__DENALI_CTL_328__WRLVL_REQ
- #define LPDDR4__DENALI_CTL_329_READ_MASK 0x013F3F01U
- #define LPDDR4__DENALI_CTL_329_WRITE_MASK 0x013F3F01U
- #define LPDDR4__DENALI_CTL_329__WRLVL_CS_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_329__WRLVL_CS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_329__WRLVL_CS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_329__WRLVL_CS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_329__WRLVL_CS_WOSET 0U
- #define LPDDR4__WRLVL_CS__REG DENALI_CTL_329
- #define LPDDR4__WRLVL_CS__FLD LPDDR4__DENALI_CTL_329__WRLVL_CS
- #define LPDDR4__DENALI_CTL_329__WLDQSEN_MASK 0x00003F00U
- #define LPDDR4__DENALI_CTL_329__WLDQSEN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_329__WLDQSEN_WIDTH 6U
- #define LPDDR4__WLDQSEN__REG DENALI_CTL_329
- #define LPDDR4__WLDQSEN__FLD LPDDR4__DENALI_CTL_329__WLDQSEN
- #define LPDDR4__DENALI_CTL_329__WLMRD_MASK 0x003F0000U
- #define LPDDR4__DENALI_CTL_329__WLMRD_SHIFT 16U
- #define LPDDR4__DENALI_CTL_329__WLMRD_WIDTH 6U
- #define LPDDR4__WLMRD__REG DENALI_CTL_329
- #define LPDDR4__WLMRD__FLD LPDDR4__DENALI_CTL_329__WLMRD
- #define LPDDR4__DENALI_CTL_329__WRLVL_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_329__WRLVL_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_329__WRLVL_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_329__WRLVL_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_329__WRLVL_EN_WOSET 0U
- #define LPDDR4__WRLVL_EN__REG DENALI_CTL_329
- #define LPDDR4__WRLVL_EN__FLD LPDDR4__DENALI_CTL_329__WRLVL_EN
- #define LPDDR4__DENALI_CTL_330_READ_MASK 0x0F010101U
- #define LPDDR4__DENALI_CTL_330_WRITE_MASK 0x0F010101U
- #define LPDDR4__DENALI_CTL_330__DFI_PHY_WRLVL_MODE_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_330__DFI_PHY_WRLVL_MODE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_330__DFI_PHY_WRLVL_MODE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_330__DFI_PHY_WRLVL_MODE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_330__DFI_PHY_WRLVL_MODE_WOSET 0U
- #define LPDDR4__DFI_PHY_WRLVL_MODE__REG DENALI_CTL_330
- #define LPDDR4__DFI_PHY_WRLVL_MODE__FLD LPDDR4__DENALI_CTL_330__DFI_PHY_WRLVL_MODE
- #define LPDDR4__DENALI_CTL_330__WRLVL_PERIODIC_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_330__WRLVL_PERIODIC_SHIFT 8U
- #define LPDDR4__DENALI_CTL_330__WRLVL_PERIODIC_WIDTH 1U
- #define LPDDR4__DENALI_CTL_330__WRLVL_PERIODIC_WOCLR 0U
- #define LPDDR4__DENALI_CTL_330__WRLVL_PERIODIC_WOSET 0U
- #define LPDDR4__WRLVL_PERIODIC__REG DENALI_CTL_330
- #define LPDDR4__WRLVL_PERIODIC__FLD LPDDR4__DENALI_CTL_330__WRLVL_PERIODIC
- #define LPDDR4__DENALI_CTL_330__WRLVL_ON_SREF_EXIT_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_330__WRLVL_ON_SREF_EXIT_SHIFT 16U
- #define LPDDR4__DENALI_CTL_330__WRLVL_ON_SREF_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_330__WRLVL_ON_SREF_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_330__WRLVL_ON_SREF_EXIT_WOSET 0U
- #define LPDDR4__WRLVL_ON_SREF_EXIT__REG DENALI_CTL_330
- #define LPDDR4__WRLVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_CTL_330__WRLVL_ON_SREF_EXIT
- #define LPDDR4__DENALI_CTL_330__WRLVL_RESP_MASK_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_330__WRLVL_RESP_MASK_SHIFT 24U
- #define LPDDR4__DENALI_CTL_330__WRLVL_RESP_MASK_WIDTH 4U
- #define LPDDR4__WRLVL_RESP_MASK__REG DENALI_CTL_330
- #define LPDDR4__WRLVL_RESP_MASK__FLD LPDDR4__DENALI_CTL_330__WRLVL_RESP_MASK
- #define LPDDR4__DENALI_CTL_331_READ_MASK 0x07030101U
- #define LPDDR4__DENALI_CTL_331_WRITE_MASK 0x07030101U
- #define LPDDR4__DENALI_CTL_331__WRLVL_AREF_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_331__WRLVL_AREF_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_331__WRLVL_AREF_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_331__WRLVL_AREF_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_331__WRLVL_AREF_EN_WOSET 0U
- #define LPDDR4__WRLVL_AREF_EN__REG DENALI_CTL_331
- #define LPDDR4__WRLVL_AREF_EN__FLD LPDDR4__DENALI_CTL_331__WRLVL_AREF_EN
- #define LPDDR4__DENALI_CTL_331__WRLVL_ROTATE_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_331__WRLVL_ROTATE_SHIFT 8U
- #define LPDDR4__DENALI_CTL_331__WRLVL_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_331__WRLVL_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_331__WRLVL_ROTATE_WOSET 0U
- #define LPDDR4__WRLVL_ROTATE__REG DENALI_CTL_331
- #define LPDDR4__WRLVL_ROTATE__FLD LPDDR4__DENALI_CTL_331__WRLVL_ROTATE
- #define LPDDR4__DENALI_CTL_331__WRLVL_CS_MAP_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_331__WRLVL_CS_MAP_SHIFT 16U
- #define LPDDR4__DENALI_CTL_331__WRLVL_CS_MAP_WIDTH 2U
- #define LPDDR4__WRLVL_CS_MAP__REG DENALI_CTL_331
- #define LPDDR4__WRLVL_CS_MAP__FLD LPDDR4__DENALI_CTL_331__WRLVL_CS_MAP
- #define LPDDR4__DENALI_CTL_331__WRLVL_ERROR_STATUS_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_331__WRLVL_ERROR_STATUS_SHIFT 24U
- #define LPDDR4__DENALI_CTL_331__WRLVL_ERROR_STATUS_WIDTH 3U
- #define LPDDR4__WRLVL_ERROR_STATUS__REG DENALI_CTL_331
- #define LPDDR4__WRLVL_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_331__WRLVL_ERROR_STATUS
- #define LPDDR4__DENALI_CTL_332_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_332_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_332__WRLVL_NORM_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_332__WRLVL_NORM_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_332__WRLVL_NORM_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__WRLVL_NORM_THRESHOLD_F0__REG DENALI_CTL_332
- #define LPDDR4__WRLVL_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_332__WRLVL_NORM_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_332__WRLVL_HIGH_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_332__WRLVL_HIGH_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_332__WRLVL_HIGH_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__WRLVL_HIGH_THRESHOLD_F0__REG DENALI_CTL_332
- #define LPDDR4__WRLVL_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_332__WRLVL_HIGH_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_333_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_333_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_333__WRLVL_TIMEOUT_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_333__WRLVL_TIMEOUT_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_333__WRLVL_TIMEOUT_F0_WIDTH 16U
- #define LPDDR4__WRLVL_TIMEOUT_F0__REG DENALI_CTL_333
- #define LPDDR4__WRLVL_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_333__WRLVL_TIMEOUT_F0
- #define LPDDR4__DENALI_CTL_333__WRLVL_SW_PROMOTE_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_333__WRLVL_SW_PROMOTE_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_333__WRLVL_SW_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__WRLVL_SW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_333
- #define LPDDR4__WRLVL_SW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_333__WRLVL_SW_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_334_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_334_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_334__WRLVL_DFI_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_334__WRLVL_DFI_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_334__WRLVL_DFI_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__WRLVL_DFI_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_334
- #define LPDDR4__WRLVL_DFI_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_334__WRLVL_DFI_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_334__WRLVL_NORM_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_334__WRLVL_NORM_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_334__WRLVL_NORM_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__WRLVL_NORM_THRESHOLD_F1__REG DENALI_CTL_334
- #define LPDDR4__WRLVL_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_334__WRLVL_NORM_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_335_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_335_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_335__WRLVL_HIGH_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_335__WRLVL_HIGH_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_335__WRLVL_HIGH_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__WRLVL_HIGH_THRESHOLD_F1__REG DENALI_CTL_335
- #define LPDDR4__WRLVL_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_335__WRLVL_HIGH_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_335__WRLVL_TIMEOUT_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_335__WRLVL_TIMEOUT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_335__WRLVL_TIMEOUT_F1_WIDTH 16U
- #define LPDDR4__WRLVL_TIMEOUT_F1__REG DENALI_CTL_335
- #define LPDDR4__WRLVL_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_335__WRLVL_TIMEOUT_F1
- #define LPDDR4__DENALI_CTL_336_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_336_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_336__WRLVL_SW_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_336__WRLVL_SW_PROMOTE_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_336__WRLVL_SW_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__WRLVL_SW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_336
- #define LPDDR4__WRLVL_SW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_336__WRLVL_SW_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_336__WRLVL_DFI_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_336__WRLVL_DFI_PROMOTE_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_336__WRLVL_DFI_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__WRLVL_DFI_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_336
- #define LPDDR4__WRLVL_DFI_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_336__WRLVL_DFI_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_337_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_337_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_337__WRLVL_NORM_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_337__WRLVL_NORM_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_337__WRLVL_NORM_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__WRLVL_NORM_THRESHOLD_F2__REG DENALI_CTL_337
- #define LPDDR4__WRLVL_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_337__WRLVL_NORM_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_337__WRLVL_HIGH_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_337__WRLVL_HIGH_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_337__WRLVL_HIGH_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__WRLVL_HIGH_THRESHOLD_F2__REG DENALI_CTL_337
- #define LPDDR4__WRLVL_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_337__WRLVL_HIGH_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_338_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_338_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_338__WRLVL_TIMEOUT_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_338__WRLVL_TIMEOUT_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_338__WRLVL_TIMEOUT_F2_WIDTH 16U
- #define LPDDR4__WRLVL_TIMEOUT_F2__REG DENALI_CTL_338
- #define LPDDR4__WRLVL_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_338__WRLVL_TIMEOUT_F2
- #define LPDDR4__DENALI_CTL_338__WRLVL_SW_PROMOTE_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_338__WRLVL_SW_PROMOTE_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_338__WRLVL_SW_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__WRLVL_SW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_338
- #define LPDDR4__WRLVL_SW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_338__WRLVL_SW_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_339_READ_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_339_WRITE_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_339__WRLVL_DFI_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_339__WRLVL_DFI_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_339__WRLVL_DFI_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__WRLVL_DFI_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_339
- #define LPDDR4__WRLVL_DFI_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_339__WRLVL_DFI_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_339__RDLVL_REQ_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_339__RDLVL_REQ_SHIFT 16U
- #define LPDDR4__DENALI_CTL_339__RDLVL_REQ_WIDTH 1U
- #define LPDDR4__DENALI_CTL_339__RDLVL_REQ_WOCLR 0U
- #define LPDDR4__DENALI_CTL_339__RDLVL_REQ_WOSET 0U
- #define LPDDR4__RDLVL_REQ__REG DENALI_CTL_339
- #define LPDDR4__RDLVL_REQ__FLD LPDDR4__DENALI_CTL_339__RDLVL_REQ
- #define LPDDR4__DENALI_CTL_339__RDLVL_GATE_REQ_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_339__RDLVL_GATE_REQ_SHIFT 24U
- #define LPDDR4__DENALI_CTL_339__RDLVL_GATE_REQ_WIDTH 1U
- #define LPDDR4__DENALI_CTL_339__RDLVL_GATE_REQ_WOCLR 0U
- #define LPDDR4__DENALI_CTL_339__RDLVL_GATE_REQ_WOSET 0U
- #define LPDDR4__RDLVL_GATE_REQ__REG DENALI_CTL_339
- #define LPDDR4__RDLVL_GATE_REQ__FLD LPDDR4__DENALI_CTL_339__RDLVL_GATE_REQ
- #define LPDDR4__DENALI_CTL_340_READ_MASK 0x010F0F01U
- #define LPDDR4__DENALI_CTL_340_WRITE_MASK 0x010F0F01U
- #define LPDDR4__DENALI_CTL_340__RDLVL_CS_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_340__RDLVL_CS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_340__RDLVL_CS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_340__RDLVL_CS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_340__RDLVL_CS_WOSET 0U
- #define LPDDR4__RDLVL_CS__REG DENALI_CTL_340
- #define LPDDR4__RDLVL_CS__FLD LPDDR4__DENALI_CTL_340__RDLVL_CS
- #define LPDDR4__DENALI_CTL_340__RDLVL_SEQ_EN_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_340__RDLVL_SEQ_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_340__RDLVL_SEQ_EN_WIDTH 4U
- #define LPDDR4__RDLVL_SEQ_EN__REG DENALI_CTL_340
- #define LPDDR4__RDLVL_SEQ_EN__FLD LPDDR4__DENALI_CTL_340__RDLVL_SEQ_EN
- #define LPDDR4__DENALI_CTL_340__RDLVL_GATE_SEQ_EN_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_340__RDLVL_GATE_SEQ_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_340__RDLVL_GATE_SEQ_EN_WIDTH 4U
- #define LPDDR4__RDLVL_GATE_SEQ_EN__REG DENALI_CTL_340
- #define LPDDR4__RDLVL_GATE_SEQ_EN__FLD LPDDR4__DENALI_CTL_340__RDLVL_GATE_SEQ_EN
- #define LPDDR4__DENALI_CTL_340__DFI_PHY_RDLVL_MODE_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_340__DFI_PHY_RDLVL_MODE_SHIFT 24U
- #define LPDDR4__DENALI_CTL_340__DFI_PHY_RDLVL_MODE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_340__DFI_PHY_RDLVL_MODE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_340__DFI_PHY_RDLVL_MODE_WOSET 0U
- #define LPDDR4__DFI_PHY_RDLVL_MODE__REG DENALI_CTL_340
- #define LPDDR4__DFI_PHY_RDLVL_MODE__FLD LPDDR4__DENALI_CTL_340__DFI_PHY_RDLVL_MODE
- #define LPDDR4__DENALI_CTL_341_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_341_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_341__DFI_PHY_RDLVL_GATE_MODE_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_341__DFI_PHY_RDLVL_GATE_MODE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_341__DFI_PHY_RDLVL_GATE_MODE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_341__DFI_PHY_RDLVL_GATE_MODE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_341__DFI_PHY_RDLVL_GATE_MODE_WOSET 0U
- #define LPDDR4__DFI_PHY_RDLVL_GATE_MODE__REG DENALI_CTL_341
- #define LPDDR4__DFI_PHY_RDLVL_GATE_MODE__FLD LPDDR4__DENALI_CTL_341__DFI_PHY_RDLVL_GATE_MODE
- #define LPDDR4__DENALI_CTL_341__RDLVL_PERIODIC_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_341__RDLVL_PERIODIC_SHIFT 8U
- #define LPDDR4__DENALI_CTL_341__RDLVL_PERIODIC_WIDTH 1U
- #define LPDDR4__DENALI_CTL_341__RDLVL_PERIODIC_WOCLR 0U
- #define LPDDR4__DENALI_CTL_341__RDLVL_PERIODIC_WOSET 0U
- #define LPDDR4__RDLVL_PERIODIC__REG DENALI_CTL_341
- #define LPDDR4__RDLVL_PERIODIC__FLD LPDDR4__DENALI_CTL_341__RDLVL_PERIODIC
- #define LPDDR4__DENALI_CTL_341__RDLVL_ON_SREF_EXIT_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_341__RDLVL_ON_SREF_EXIT_SHIFT 16U
- #define LPDDR4__DENALI_CTL_341__RDLVL_ON_SREF_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_341__RDLVL_ON_SREF_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_341__RDLVL_ON_SREF_EXIT_WOSET 0U
- #define LPDDR4__RDLVL_ON_SREF_EXIT__REG DENALI_CTL_341
- #define LPDDR4__RDLVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_CTL_341__RDLVL_ON_SREF_EXIT
- #define LPDDR4__DENALI_CTL_341__RDLVL_GATE_PERIODIC_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_341__RDLVL_GATE_PERIODIC_SHIFT 24U
- #define LPDDR4__DENALI_CTL_341__RDLVL_GATE_PERIODIC_WIDTH 1U
- #define LPDDR4__DENALI_CTL_341__RDLVL_GATE_PERIODIC_WOCLR 0U
- #define LPDDR4__DENALI_CTL_341__RDLVL_GATE_PERIODIC_WOSET 0U
- #define LPDDR4__RDLVL_GATE_PERIODIC__REG DENALI_CTL_341
- #define LPDDR4__RDLVL_GATE_PERIODIC__FLD LPDDR4__DENALI_CTL_341__RDLVL_GATE_PERIODIC
- #define LPDDR4__DENALI_CTL_342_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_342_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_ON_SREF_EXIT_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_ON_SREF_EXIT_SHIFT 0U
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_ON_SREF_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_ON_SREF_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_ON_SREF_EXIT_WOSET 0U
- #define LPDDR4__RDLVL_GATE_ON_SREF_EXIT__REG DENALI_CTL_342
- #define LPDDR4__RDLVL_GATE_ON_SREF_EXIT__FLD LPDDR4__DENALI_CTL_342__RDLVL_GATE_ON_SREF_EXIT
- #define LPDDR4__DENALI_CTL_342__RDLVL_AREF_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_342__RDLVL_AREF_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_342__RDLVL_AREF_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_342__RDLVL_AREF_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_342__RDLVL_AREF_EN_WOSET 0U
- #define LPDDR4__RDLVL_AREF_EN__REG DENALI_CTL_342
- #define LPDDR4__RDLVL_AREF_EN__FLD LPDDR4__DENALI_CTL_342__RDLVL_AREF_EN
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_AREF_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_AREF_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_AREF_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_AREF_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_342__RDLVL_GATE_AREF_EN_WOSET 0U
- #define LPDDR4__RDLVL_GATE_AREF_EN__REG DENALI_CTL_342
- #define LPDDR4__RDLVL_GATE_AREF_EN__FLD LPDDR4__DENALI_CTL_342__RDLVL_GATE_AREF_EN
- #define LPDDR4__DENALI_CTL_342__MC_RESERVED29_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_342__MC_RESERVED29_SHIFT 24U
- #define LPDDR4__DENALI_CTL_342__MC_RESERVED29_WIDTH 1U
- #define LPDDR4__DENALI_CTL_342__MC_RESERVED29_WOCLR 0U
- #define LPDDR4__DENALI_CTL_342__MC_RESERVED29_WOSET 0U
- #define LPDDR4__MC_RESERVED29__REG DENALI_CTL_342
- #define LPDDR4__MC_RESERVED29__FLD LPDDR4__DENALI_CTL_342__MC_RESERVED29
- #define LPDDR4__DENALI_CTL_343_READ_MASK 0x03030101U
- #define LPDDR4__DENALI_CTL_343_WRITE_MASK 0x03030101U
- #define LPDDR4__DENALI_CTL_343__RDLVL_ROTATE_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_343__RDLVL_ROTATE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_343__RDLVL_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_343__RDLVL_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_343__RDLVL_ROTATE_WOSET 0U
- #define LPDDR4__RDLVL_ROTATE__REG DENALI_CTL_343
- #define LPDDR4__RDLVL_ROTATE__FLD LPDDR4__DENALI_CTL_343__RDLVL_ROTATE
- #define LPDDR4__DENALI_CTL_343__RDLVL_GATE_ROTATE_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_343__RDLVL_GATE_ROTATE_SHIFT 8U
- #define LPDDR4__DENALI_CTL_343__RDLVL_GATE_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_343__RDLVL_GATE_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_343__RDLVL_GATE_ROTATE_WOSET 0U
- #define LPDDR4__RDLVL_GATE_ROTATE__REG DENALI_CTL_343
- #define LPDDR4__RDLVL_GATE_ROTATE__FLD LPDDR4__DENALI_CTL_343__RDLVL_GATE_ROTATE
- #define LPDDR4__DENALI_CTL_343__RDLVL_CS_MAP_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_343__RDLVL_CS_MAP_SHIFT 16U
- #define LPDDR4__DENALI_CTL_343__RDLVL_CS_MAP_WIDTH 2U
- #define LPDDR4__RDLVL_CS_MAP__REG DENALI_CTL_343
- #define LPDDR4__RDLVL_CS_MAP__FLD LPDDR4__DENALI_CTL_343__RDLVL_CS_MAP
- #define LPDDR4__DENALI_CTL_343__RDLVL_GATE_CS_MAP_MASK 0x03000000U
- #define LPDDR4__DENALI_CTL_343__RDLVL_GATE_CS_MAP_SHIFT 24U
- #define LPDDR4__DENALI_CTL_343__RDLVL_GATE_CS_MAP_WIDTH 2U
- #define LPDDR4__RDLVL_GATE_CS_MAP__REG DENALI_CTL_343
- #define LPDDR4__RDLVL_GATE_CS_MAP__FLD LPDDR4__DENALI_CTL_343__RDLVL_GATE_CS_MAP
- #define LPDDR4__DENALI_CTL_344_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_344_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_344__RDLVL_NORM_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_344__RDLVL_NORM_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_344__RDLVL_NORM_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__RDLVL_NORM_THRESHOLD_F0__REG DENALI_CTL_344
- #define LPDDR4__RDLVL_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_344__RDLVL_NORM_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_344__RDLVL_HIGH_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_344__RDLVL_HIGH_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_344__RDLVL_HIGH_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__RDLVL_HIGH_THRESHOLD_F0__REG DENALI_CTL_344
- #define LPDDR4__RDLVL_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_344__RDLVL_HIGH_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_345_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_345_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_345__RDLVL_TIMEOUT_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_345__RDLVL_TIMEOUT_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_345__RDLVL_TIMEOUT_F0_WIDTH 16U
- #define LPDDR4__RDLVL_TIMEOUT_F0__REG DENALI_CTL_345
- #define LPDDR4__RDLVL_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_345__RDLVL_TIMEOUT_F0
- #define LPDDR4__DENALI_CTL_345__RDLVL_SW_PROMOTE_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_345__RDLVL_SW_PROMOTE_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_345__RDLVL_SW_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__RDLVL_SW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_345
- #define LPDDR4__RDLVL_SW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_345__RDLVL_SW_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_346_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_346_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_346__RDLVL_DFI_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_346__RDLVL_DFI_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_346__RDLVL_DFI_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__RDLVL_DFI_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_346
- #define LPDDR4__RDLVL_DFI_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_346__RDLVL_DFI_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_346__RDLVL_GATE_NORM_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_346__RDLVL_GATE_NORM_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_346__RDLVL_GATE_NORM_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_NORM_THRESHOLD_F0__REG DENALI_CTL_346
- #define LPDDR4__RDLVL_GATE_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_346__RDLVL_GATE_NORM_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_347_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_347_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_347__RDLVL_GATE_HIGH_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_347__RDLVL_GATE_HIGH_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_347__RDLVL_GATE_HIGH_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_HIGH_THRESHOLD_F0__REG DENALI_CTL_347
- #define LPDDR4__RDLVL_GATE_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_347__RDLVL_GATE_HIGH_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_347__RDLVL_GATE_TIMEOUT_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_347__RDLVL_GATE_TIMEOUT_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_347__RDLVL_GATE_TIMEOUT_F0_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_TIMEOUT_F0__REG DENALI_CTL_347
- #define LPDDR4__RDLVL_GATE_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_347__RDLVL_GATE_TIMEOUT_F0
- #define LPDDR4__DENALI_CTL_348_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_348_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_348__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_348__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_348__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_348
- #define LPDDR4__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_348__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_348__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_348__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_348__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_348
- #define LPDDR4__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_348__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_349_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_349_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_349__RDLVL_NORM_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_349__RDLVL_NORM_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_349__RDLVL_NORM_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__RDLVL_NORM_THRESHOLD_F1__REG DENALI_CTL_349
- #define LPDDR4__RDLVL_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_349__RDLVL_NORM_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_349__RDLVL_HIGH_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_349__RDLVL_HIGH_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_349__RDLVL_HIGH_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__RDLVL_HIGH_THRESHOLD_F1__REG DENALI_CTL_349
- #define LPDDR4__RDLVL_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_349__RDLVL_HIGH_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_350_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_350_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_350__RDLVL_TIMEOUT_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_350__RDLVL_TIMEOUT_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_350__RDLVL_TIMEOUT_F1_WIDTH 16U
- #define LPDDR4__RDLVL_TIMEOUT_F1__REG DENALI_CTL_350
- #define LPDDR4__RDLVL_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_350__RDLVL_TIMEOUT_F1
- #define LPDDR4__DENALI_CTL_350__RDLVL_SW_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_350__RDLVL_SW_PROMOTE_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_350__RDLVL_SW_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__RDLVL_SW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_350
- #define LPDDR4__RDLVL_SW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_350__RDLVL_SW_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_351_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_351_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_351__RDLVL_DFI_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_351__RDLVL_DFI_PROMOTE_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_351__RDLVL_DFI_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__RDLVL_DFI_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_351
- #define LPDDR4__RDLVL_DFI_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_351__RDLVL_DFI_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_351__RDLVL_GATE_NORM_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_351__RDLVL_GATE_NORM_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_351__RDLVL_GATE_NORM_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_NORM_THRESHOLD_F1__REG DENALI_CTL_351
- #define LPDDR4__RDLVL_GATE_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_351__RDLVL_GATE_NORM_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_352_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_352_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_352__RDLVL_GATE_HIGH_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_352__RDLVL_GATE_HIGH_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_352__RDLVL_GATE_HIGH_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_HIGH_THRESHOLD_F1__REG DENALI_CTL_352
- #define LPDDR4__RDLVL_GATE_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_352__RDLVL_GATE_HIGH_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_352__RDLVL_GATE_TIMEOUT_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_352__RDLVL_GATE_TIMEOUT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_352__RDLVL_GATE_TIMEOUT_F1_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_TIMEOUT_F1__REG DENALI_CTL_352
- #define LPDDR4__RDLVL_GATE_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_352__RDLVL_GATE_TIMEOUT_F1
- #define LPDDR4__DENALI_CTL_353_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_353_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_353__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_353__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_353__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_353
- #define LPDDR4__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_353__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_353__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_353__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_353__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_353
- #define LPDDR4__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_353__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_354_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_354_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_354__RDLVL_NORM_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_354__RDLVL_NORM_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_354__RDLVL_NORM_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__RDLVL_NORM_THRESHOLD_F2__REG DENALI_CTL_354
- #define LPDDR4__RDLVL_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_354__RDLVL_NORM_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_354__RDLVL_HIGH_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_354__RDLVL_HIGH_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_354__RDLVL_HIGH_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__RDLVL_HIGH_THRESHOLD_F2__REG DENALI_CTL_354
- #define LPDDR4__RDLVL_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_354__RDLVL_HIGH_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_355_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_355_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_355__RDLVL_TIMEOUT_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_355__RDLVL_TIMEOUT_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_355__RDLVL_TIMEOUT_F2_WIDTH 16U
- #define LPDDR4__RDLVL_TIMEOUT_F2__REG DENALI_CTL_355
- #define LPDDR4__RDLVL_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_355__RDLVL_TIMEOUT_F2
- #define LPDDR4__DENALI_CTL_355__RDLVL_SW_PROMOTE_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_355__RDLVL_SW_PROMOTE_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_355__RDLVL_SW_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__RDLVL_SW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_355
- #define LPDDR4__RDLVL_SW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_355__RDLVL_SW_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_356_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_356_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_356__RDLVL_DFI_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_356__RDLVL_DFI_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_356__RDLVL_DFI_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__RDLVL_DFI_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_356
- #define LPDDR4__RDLVL_DFI_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_356__RDLVL_DFI_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_356__RDLVL_GATE_NORM_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_356__RDLVL_GATE_NORM_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_356__RDLVL_GATE_NORM_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_NORM_THRESHOLD_F2__REG DENALI_CTL_356
- #define LPDDR4__RDLVL_GATE_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_356__RDLVL_GATE_NORM_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_357_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_357_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_357__RDLVL_GATE_HIGH_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_357__RDLVL_GATE_HIGH_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_357__RDLVL_GATE_HIGH_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_HIGH_THRESHOLD_F2__REG DENALI_CTL_357
- #define LPDDR4__RDLVL_GATE_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_357__RDLVL_GATE_HIGH_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_357__RDLVL_GATE_TIMEOUT_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_357__RDLVL_GATE_TIMEOUT_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_357__RDLVL_GATE_TIMEOUT_F2_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_TIMEOUT_F2__REG DENALI_CTL_357
- #define LPDDR4__RDLVL_GATE_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_357__RDLVL_GATE_TIMEOUT_F2
- #define LPDDR4__DENALI_CTL_358_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_358_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_358__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_358__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_358__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_358
- #define LPDDR4__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_358__RDLVL_GATE_SW_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_358__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_358__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_358__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_358
- #define LPDDR4__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_358__RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_359_READ_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_359_WRITE_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_359__CALVL_REQ_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_359__CALVL_REQ_SHIFT 0U
- #define LPDDR4__DENALI_CTL_359__CALVL_REQ_WIDTH 1U
- #define LPDDR4__DENALI_CTL_359__CALVL_REQ_WOCLR 0U
- #define LPDDR4__DENALI_CTL_359__CALVL_REQ_WOSET 0U
- #define LPDDR4__CALVL_REQ__REG DENALI_CTL_359
- #define LPDDR4__CALVL_REQ__FLD LPDDR4__DENALI_CTL_359__CALVL_REQ
- #define LPDDR4__DENALI_CTL_359__CALVL_CS_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_359__CALVL_CS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_359__CALVL_CS_WIDTH 1U
- #define LPDDR4__DENALI_CTL_359__CALVL_CS_WOCLR 0U
- #define LPDDR4__DENALI_CTL_359__CALVL_CS_WOSET 0U
- #define LPDDR4__CALVL_CS__REG DENALI_CTL_359
- #define LPDDR4__CALVL_CS__FLD LPDDR4__DENALI_CTL_359__CALVL_CS
- #define LPDDR4__DENALI_CTL_360_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_360_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_360__CALVL_PAT_0_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_360__CALVL_PAT_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_360__CALVL_PAT_0_WIDTH 20U
- #define LPDDR4__CALVL_PAT_0__REG DENALI_CTL_360
- #define LPDDR4__CALVL_PAT_0__FLD LPDDR4__DENALI_CTL_360__CALVL_PAT_0
- #define LPDDR4__DENALI_CTL_361_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_361_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_361__CALVL_BG_PAT_0_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_361__CALVL_BG_PAT_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_361__CALVL_BG_PAT_0_WIDTH 20U
- #define LPDDR4__CALVL_BG_PAT_0__REG DENALI_CTL_361
- #define LPDDR4__CALVL_BG_PAT_0__FLD LPDDR4__DENALI_CTL_361__CALVL_BG_PAT_0
- #define LPDDR4__DENALI_CTL_362_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_362_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_362__CALVL_PAT_1_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_362__CALVL_PAT_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_362__CALVL_PAT_1_WIDTH 20U
- #define LPDDR4__CALVL_PAT_1__REG DENALI_CTL_362
- #define LPDDR4__CALVL_PAT_1__FLD LPDDR4__DENALI_CTL_362__CALVL_PAT_1
- #define LPDDR4__DENALI_CTL_363_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_363_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_363__CALVL_BG_PAT_1_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_363__CALVL_BG_PAT_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_363__CALVL_BG_PAT_1_WIDTH 20U
- #define LPDDR4__CALVL_BG_PAT_1__REG DENALI_CTL_363
- #define LPDDR4__CALVL_BG_PAT_1__FLD LPDDR4__DENALI_CTL_363__CALVL_BG_PAT_1
- #define LPDDR4__DENALI_CTL_364_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_364_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_364__CALVL_PAT_2_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_364__CALVL_PAT_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_364__CALVL_PAT_2_WIDTH 20U
- #define LPDDR4__CALVL_PAT_2__REG DENALI_CTL_364
- #define LPDDR4__CALVL_PAT_2__FLD LPDDR4__DENALI_CTL_364__CALVL_PAT_2
- #define LPDDR4__DENALI_CTL_365_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_365_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_365__CALVL_BG_PAT_2_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_365__CALVL_BG_PAT_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_365__CALVL_BG_PAT_2_WIDTH 20U
- #define LPDDR4__CALVL_BG_PAT_2__REG DENALI_CTL_365
- #define LPDDR4__CALVL_BG_PAT_2__FLD LPDDR4__DENALI_CTL_365__CALVL_BG_PAT_2
- #define LPDDR4__DENALI_CTL_366_READ_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_366_WRITE_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_366__CALVL_PAT_3_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_366__CALVL_PAT_3_SHIFT 0U
- #define LPDDR4__DENALI_CTL_366__CALVL_PAT_3_WIDTH 20U
- #define LPDDR4__CALVL_PAT_3__REG DENALI_CTL_366
- #define LPDDR4__CALVL_PAT_3__FLD LPDDR4__DENALI_CTL_366__CALVL_PAT_3
- #define LPDDR4__DENALI_CTL_367_READ_MASK 0x010FFFFFU
- #define LPDDR4__DENALI_CTL_367_WRITE_MASK 0x010FFFFFU
- #define LPDDR4__DENALI_CTL_367__CALVL_BG_PAT_3_MASK 0x000FFFFFU
- #define LPDDR4__DENALI_CTL_367__CALVL_BG_PAT_3_SHIFT 0U
- #define LPDDR4__DENALI_CTL_367__CALVL_BG_PAT_3_WIDTH 20U
- #define LPDDR4__CALVL_BG_PAT_3__REG DENALI_CTL_367
- #define LPDDR4__CALVL_BG_PAT_3__FLD LPDDR4__DENALI_CTL_367__CALVL_BG_PAT_3
- #define LPDDR4__DENALI_CTL_367__MC_RESERVED30_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_367__MC_RESERVED30_SHIFT 24U
- #define LPDDR4__DENALI_CTL_367__MC_RESERVED30_WIDTH 1U
- #define LPDDR4__DENALI_CTL_367__MC_RESERVED30_WOCLR 0U
- #define LPDDR4__DENALI_CTL_367__MC_RESERVED30_WOSET 0U
- #define LPDDR4__MC_RESERVED30__REG DENALI_CTL_367
- #define LPDDR4__MC_RESERVED30__FLD LPDDR4__DENALI_CTL_367__MC_RESERVED30
- #define LPDDR4__DENALI_CTL_368_READ_MASK 0x0101030FU
- #define LPDDR4__DENALI_CTL_368_WRITE_MASK 0x0101030FU
- #define LPDDR4__DENALI_CTL_368__MC_RESERVED31_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_368__MC_RESERVED31_SHIFT 0U
- #define LPDDR4__DENALI_CTL_368__MC_RESERVED31_WIDTH 4U
- #define LPDDR4__MC_RESERVED31__REG DENALI_CTL_368
- #define LPDDR4__MC_RESERVED31__FLD LPDDR4__DENALI_CTL_368__MC_RESERVED31
- #define LPDDR4__DENALI_CTL_368__CALVL_SEQ_EN_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_368__CALVL_SEQ_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_368__CALVL_SEQ_EN_WIDTH 2U
- #define LPDDR4__CALVL_SEQ_EN__REG DENALI_CTL_368
- #define LPDDR4__CALVL_SEQ_EN__FLD LPDDR4__DENALI_CTL_368__CALVL_SEQ_EN
- #define LPDDR4__DENALI_CTL_368__DFI_PHY_CALVL_MODE_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_368__DFI_PHY_CALVL_MODE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_368__DFI_PHY_CALVL_MODE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_368__DFI_PHY_CALVL_MODE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_368__DFI_PHY_CALVL_MODE_WOSET 0U
- #define LPDDR4__DFI_PHY_CALVL_MODE__REG DENALI_CTL_368
- #define LPDDR4__DFI_PHY_CALVL_MODE__FLD LPDDR4__DENALI_CTL_368__DFI_PHY_CALVL_MODE
- #define LPDDR4__DENALI_CTL_368__CALVL_PERIODIC_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_368__CALVL_PERIODIC_SHIFT 24U
- #define LPDDR4__DENALI_CTL_368__CALVL_PERIODIC_WIDTH 1U
- #define LPDDR4__DENALI_CTL_368__CALVL_PERIODIC_WOCLR 0U
- #define LPDDR4__DENALI_CTL_368__CALVL_PERIODIC_WOSET 0U
- #define LPDDR4__CALVL_PERIODIC__REG DENALI_CTL_368
- #define LPDDR4__CALVL_PERIODIC__FLD LPDDR4__DENALI_CTL_368__CALVL_PERIODIC
- #define LPDDR4__DENALI_CTL_369_READ_MASK 0x03010101U
- #define LPDDR4__DENALI_CTL_369_WRITE_MASK 0x03010101U
- #define LPDDR4__DENALI_CTL_369__CALVL_ON_SREF_EXIT_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_369__CALVL_ON_SREF_EXIT_SHIFT 0U
- #define LPDDR4__DENALI_CTL_369__CALVL_ON_SREF_EXIT_WIDTH 1U
- #define LPDDR4__DENALI_CTL_369__CALVL_ON_SREF_EXIT_WOCLR 0U
- #define LPDDR4__DENALI_CTL_369__CALVL_ON_SREF_EXIT_WOSET 0U
- #define LPDDR4__CALVL_ON_SREF_EXIT__REG DENALI_CTL_369
- #define LPDDR4__CALVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_CTL_369__CALVL_ON_SREF_EXIT
- #define LPDDR4__DENALI_CTL_369__CALVL_AREF_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_369__CALVL_AREF_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_369__CALVL_AREF_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_369__CALVL_AREF_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_369__CALVL_AREF_EN_WOSET 0U
- #define LPDDR4__CALVL_AREF_EN__REG DENALI_CTL_369
- #define LPDDR4__CALVL_AREF_EN__FLD LPDDR4__DENALI_CTL_369__CALVL_AREF_EN
- #define LPDDR4__DENALI_CTL_369__CALVL_ROTATE_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_369__CALVL_ROTATE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_369__CALVL_ROTATE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_369__CALVL_ROTATE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_369__CALVL_ROTATE_WOSET 0U
- #define LPDDR4__CALVL_ROTATE__REG DENALI_CTL_369
- #define LPDDR4__CALVL_ROTATE__FLD LPDDR4__DENALI_CTL_369__CALVL_ROTATE
- #define LPDDR4__DENALI_CTL_369__CALVL_CS_MAP_MASK 0x03000000U
- #define LPDDR4__DENALI_CTL_369__CALVL_CS_MAP_SHIFT 24U
- #define LPDDR4__DENALI_CTL_369__CALVL_CS_MAP_WIDTH 2U
- #define LPDDR4__CALVL_CS_MAP__REG DENALI_CTL_369
- #define LPDDR4__CALVL_CS_MAP__FLD LPDDR4__DENALI_CTL_369__CALVL_CS_MAP
- #define LPDDR4__DENALI_CTL_370_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_370_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_370__CALVL_NORM_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_370__CALVL_NORM_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_370__CALVL_NORM_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__CALVL_NORM_THRESHOLD_F0__REG DENALI_CTL_370
- #define LPDDR4__CALVL_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_370__CALVL_NORM_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_370__CALVL_HIGH_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_370__CALVL_HIGH_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_370__CALVL_HIGH_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__CALVL_HIGH_THRESHOLD_F0__REG DENALI_CTL_370
- #define LPDDR4__CALVL_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_370__CALVL_HIGH_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_371_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_371_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_371__CALVL_TIMEOUT_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_371__CALVL_TIMEOUT_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_371__CALVL_TIMEOUT_F0_WIDTH 16U
- #define LPDDR4__CALVL_TIMEOUT_F0__REG DENALI_CTL_371
- #define LPDDR4__CALVL_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_371__CALVL_TIMEOUT_F0
- #define LPDDR4__DENALI_CTL_371__CALVL_SW_PROMOTE_THRESHOLD_F0_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_371__CALVL_SW_PROMOTE_THRESHOLD_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_371__CALVL_SW_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__CALVL_SW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_371
- #define LPDDR4__CALVL_SW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_371__CALVL_SW_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_372_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_372_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_372__CALVL_DFI_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_372__CALVL_DFI_PROMOTE_THRESHOLD_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_372__CALVL_DFI_PROMOTE_THRESHOLD_F0_WIDTH 16U
- #define LPDDR4__CALVL_DFI_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_372
- #define LPDDR4__CALVL_DFI_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_372__CALVL_DFI_PROMOTE_THRESHOLD_F0
- #define LPDDR4__DENALI_CTL_372__CALVL_NORM_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_372__CALVL_NORM_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_372__CALVL_NORM_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__CALVL_NORM_THRESHOLD_F1__REG DENALI_CTL_372
- #define LPDDR4__CALVL_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_372__CALVL_NORM_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_373_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_373_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_373__CALVL_HIGH_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_373__CALVL_HIGH_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_373__CALVL_HIGH_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__CALVL_HIGH_THRESHOLD_F1__REG DENALI_CTL_373
- #define LPDDR4__CALVL_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_373__CALVL_HIGH_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_373__CALVL_TIMEOUT_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_373__CALVL_TIMEOUT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_373__CALVL_TIMEOUT_F1_WIDTH 16U
- #define LPDDR4__CALVL_TIMEOUT_F1__REG DENALI_CTL_373
- #define LPDDR4__CALVL_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_373__CALVL_TIMEOUT_F1
- #define LPDDR4__DENALI_CTL_374_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_374_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_374__CALVL_SW_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_374__CALVL_SW_PROMOTE_THRESHOLD_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_374__CALVL_SW_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__CALVL_SW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_374
- #define LPDDR4__CALVL_SW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_374__CALVL_SW_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_374__CALVL_DFI_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_374__CALVL_DFI_PROMOTE_THRESHOLD_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_374__CALVL_DFI_PROMOTE_THRESHOLD_F1_WIDTH 16U
- #define LPDDR4__CALVL_DFI_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_374
- #define LPDDR4__CALVL_DFI_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_374__CALVL_DFI_PROMOTE_THRESHOLD_F1
- #define LPDDR4__DENALI_CTL_375_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_375_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_375__CALVL_NORM_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_375__CALVL_NORM_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_375__CALVL_NORM_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__CALVL_NORM_THRESHOLD_F2__REG DENALI_CTL_375
- #define LPDDR4__CALVL_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_375__CALVL_NORM_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_375__CALVL_HIGH_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_375__CALVL_HIGH_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_375__CALVL_HIGH_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__CALVL_HIGH_THRESHOLD_F2__REG DENALI_CTL_375
- #define LPDDR4__CALVL_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_375__CALVL_HIGH_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_376_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_376_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_376__CALVL_TIMEOUT_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_376__CALVL_TIMEOUT_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_376__CALVL_TIMEOUT_F2_WIDTH 16U
- #define LPDDR4__CALVL_TIMEOUT_F2__REG DENALI_CTL_376
- #define LPDDR4__CALVL_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_376__CALVL_TIMEOUT_F2
- #define LPDDR4__DENALI_CTL_376__CALVL_SW_PROMOTE_THRESHOLD_F2_MASK 0xFFFF0000U
- #define LPDDR4__DENALI_CTL_376__CALVL_SW_PROMOTE_THRESHOLD_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_376__CALVL_SW_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__CALVL_SW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_376
- #define LPDDR4__CALVL_SW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_376__CALVL_SW_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_377_READ_MASK 0x0101FFFFU
- #define LPDDR4__DENALI_CTL_377_WRITE_MASK 0x0101FFFFU
- #define LPDDR4__DENALI_CTL_377__CALVL_DFI_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_377__CALVL_DFI_PROMOTE_THRESHOLD_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_377__CALVL_DFI_PROMOTE_THRESHOLD_F2_WIDTH 16U
- #define LPDDR4__CALVL_DFI_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_377
- #define LPDDR4__CALVL_DFI_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_377__CALVL_DFI_PROMOTE_THRESHOLD_F2
- #define LPDDR4__DENALI_CTL_377__AXI0_ALL_STROBES_USED_ENABLE_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_377__AXI0_ALL_STROBES_USED_ENABLE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_377__AXI0_ALL_STROBES_USED_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_377__AXI0_ALL_STROBES_USED_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_377__AXI0_ALL_STROBES_USED_ENABLE_WOSET 0U
- #define LPDDR4__AXI0_ALL_STROBES_USED_ENABLE__REG DENALI_CTL_377
- #define LPDDR4__AXI0_ALL_STROBES_USED_ENABLE__FLD LPDDR4__DENALI_CTL_377__AXI0_ALL_STROBES_USED_ENABLE
- #define LPDDR4__DENALI_CTL_377__AXI0_FIXED_PORT_PRIORITY_ENABLE_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_377__AXI0_FIXED_PORT_PRIORITY_ENABLE_SHIFT 24U
- #define LPDDR4__DENALI_CTL_377__AXI0_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_377__AXI0_FIXED_PORT_PRIORITY_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_377__AXI0_FIXED_PORT_PRIORITY_ENABLE_WOSET 0U
- #define LPDDR4__AXI0_FIXED_PORT_PRIORITY_ENABLE__REG DENALI_CTL_377
- #define LPDDR4__AXI0_FIXED_PORT_PRIORITY_ENABLE__FLD LPDDR4__DENALI_CTL_377__AXI0_FIXED_PORT_PRIORITY_ENABLE
- #define LPDDR4__DENALI_CTL_378_READ_MASK 0x00000707U
- #define LPDDR4__DENALI_CTL_378_WRITE_MASK 0x00000707U
- #define LPDDR4__DENALI_CTL_378__AXI0_R_PRIORITY_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_378__AXI0_R_PRIORITY_SHIFT 0U
- #define LPDDR4__DENALI_CTL_378__AXI0_R_PRIORITY_WIDTH 3U
- #define LPDDR4__AXI0_R_PRIORITY__REG DENALI_CTL_378
- #define LPDDR4__AXI0_R_PRIORITY__FLD LPDDR4__DENALI_CTL_378__AXI0_R_PRIORITY
- #define LPDDR4__DENALI_CTL_378__AXI0_W_PRIORITY_MASK 0x00000700U
- #define LPDDR4__DENALI_CTL_378__AXI0_W_PRIORITY_SHIFT 8U
- #define LPDDR4__DENALI_CTL_378__AXI0_W_PRIORITY_WIDTH 3U
- #define LPDDR4__AXI0_W_PRIORITY__REG DENALI_CTL_378
- #define LPDDR4__AXI0_W_PRIORITY__FLD LPDDR4__DENALI_CTL_378__AXI0_W_PRIORITY
- #define LPDDR4__DENALI_CTL_379_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_379_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_379__PARITY_ERROR_ADDRESS_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_379__PARITY_ERROR_ADDRESS_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_379__PARITY_ERROR_ADDRESS_0_WIDTH 32U
- #define LPDDR4__PARITY_ERROR_ADDRESS_0__REG DENALI_CTL_379
- #define LPDDR4__PARITY_ERROR_ADDRESS_0__FLD LPDDR4__DENALI_CTL_379__PARITY_ERROR_ADDRESS_0
- #define LPDDR4__DENALI_CTL_380_READ_MASK 0x1FFF3F07U
- #define LPDDR4__DENALI_CTL_380_WRITE_MASK 0x1FFF3F07U
- #define LPDDR4__DENALI_CTL_380__PARITY_ERROR_ADDRESS_1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_380__PARITY_ERROR_ADDRESS_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_380__PARITY_ERROR_ADDRESS_1_WIDTH 3U
- #define LPDDR4__PARITY_ERROR_ADDRESS_1__REG DENALI_CTL_380
- #define LPDDR4__PARITY_ERROR_ADDRESS_1__FLD LPDDR4__DENALI_CTL_380__PARITY_ERROR_ADDRESS_1
- #define LPDDR4__DENALI_CTL_380__PARITY_ERROR_MASTER_ID_MASK 0x00003F00U
- #define LPDDR4__DENALI_CTL_380__PARITY_ERROR_MASTER_ID_SHIFT 8U
- #define LPDDR4__DENALI_CTL_380__PARITY_ERROR_MASTER_ID_WIDTH 6U
- #define LPDDR4__PARITY_ERROR_MASTER_ID__REG DENALI_CTL_380
- #define LPDDR4__PARITY_ERROR_MASTER_ID__FLD LPDDR4__DENALI_CTL_380__PARITY_ERROR_MASTER_ID
- #define LPDDR4__DENALI_CTL_380__PARITY_ERROR_BUS_CHANNEL_MASK 0x1FFF0000U
- #define LPDDR4__DENALI_CTL_380__PARITY_ERROR_BUS_CHANNEL_SHIFT 16U
- #define LPDDR4__DENALI_CTL_380__PARITY_ERROR_BUS_CHANNEL_WIDTH 13U
- #define LPDDR4__PARITY_ERROR_BUS_CHANNEL__REG DENALI_CTL_380
- #define LPDDR4__PARITY_ERROR_BUS_CHANNEL__FLD LPDDR4__DENALI_CTL_380__PARITY_ERROR_BUS_CHANNEL
- #define LPDDR4__DENALI_CTL_381_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_381_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_381__PARITY_ERROR_WRITE_DATA_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_381__PARITY_ERROR_WRITE_DATA_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_381__PARITY_ERROR_WRITE_DATA_0_WIDTH 32U
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_0__REG DENALI_CTL_381
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_0__FLD LPDDR4__DENALI_CTL_381__PARITY_ERROR_WRITE_DATA_0
- #define LPDDR4__DENALI_CTL_382_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_382_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_382__PARITY_ERROR_WRITE_DATA_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_382__PARITY_ERROR_WRITE_DATA_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_382__PARITY_ERROR_WRITE_DATA_1_WIDTH 32U
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_1__REG DENALI_CTL_382
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_1__FLD LPDDR4__DENALI_CTL_382__PARITY_ERROR_WRITE_DATA_1
- #define LPDDR4__DENALI_CTL_383_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_383_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_383__PARITY_ERROR_WRITE_DATA_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_383__PARITY_ERROR_WRITE_DATA_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_383__PARITY_ERROR_WRITE_DATA_2_WIDTH 32U
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_2__REG DENALI_CTL_383
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_2__FLD LPDDR4__DENALI_CTL_383__PARITY_ERROR_WRITE_DATA_2
- #define LPDDR4__DENALI_CTL_384_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_384_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_384__PARITY_ERROR_WRITE_DATA_3_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_384__PARITY_ERROR_WRITE_DATA_3_SHIFT 0U
- #define LPDDR4__DENALI_CTL_384__PARITY_ERROR_WRITE_DATA_3_WIDTH 32U
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_3__REG DENALI_CTL_384
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_3__FLD LPDDR4__DENALI_CTL_384__PARITY_ERROR_WRITE_DATA_3
- #define LPDDR4__DENALI_CTL_385_READ_MASK 0x0103FFFFU
- #define LPDDR4__DENALI_CTL_385_WRITE_MASK 0x0103FFFFU
- #define LPDDR4__DENALI_CTL_385__PARITY_ERROR_WRITE_DATA_PARITY_VECTOR_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_385__PARITY_ERROR_WRITE_DATA_PARITY_VECTOR_SHIFT 0U
- #define LPDDR4__DENALI_CTL_385__PARITY_ERROR_WRITE_DATA_PARITY_VECTOR_WIDTH 16U
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_PARITY_VECTOR__REG DENALI_CTL_385
- #define LPDDR4__PARITY_ERROR_WRITE_DATA_PARITY_VECTOR__FLD LPDDR4__DENALI_CTL_385__PARITY_ERROR_WRITE_DATA_PARITY_VECTOR
- #define LPDDR4__DENALI_CTL_385__CKE_STATUS_MASK 0x00030000U
- #define LPDDR4__DENALI_CTL_385__CKE_STATUS_SHIFT 16U
- #define LPDDR4__DENALI_CTL_385__CKE_STATUS_WIDTH 2U
- #define LPDDR4__CKE_STATUS__REG DENALI_CTL_385
- #define LPDDR4__CKE_STATUS__FLD LPDDR4__DENALI_CTL_385__CKE_STATUS
- #define LPDDR4__DENALI_CTL_385__MEM_RST_VALID_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_385__MEM_RST_VALID_SHIFT 24U
- #define LPDDR4__DENALI_CTL_385__MEM_RST_VALID_WIDTH 1U
- #define LPDDR4__DENALI_CTL_385__MEM_RST_VALID_WOCLR 0U
- #define LPDDR4__DENALI_CTL_385__MEM_RST_VALID_WOSET 0U
- #define LPDDR4__MEM_RST_VALID__REG DENALI_CTL_385
- #define LPDDR4__MEM_RST_VALID__FLD LPDDR4__DENALI_CTL_385__MEM_RST_VALID
- #define LPDDR4__DENALI_CTL_386_READ_MASK 0x7FFFFFFFU
- #define LPDDR4__DENALI_CTL_386_WRITE_MASK 0x7FFFFFFFU
- #define LPDDR4__DENALI_CTL_386__DLL_RST_DELAY_MASK 0x0000FFFFU
- #define LPDDR4__DENALI_CTL_386__DLL_RST_DELAY_SHIFT 0U
- #define LPDDR4__DENALI_CTL_386__DLL_RST_DELAY_WIDTH 16U
- #define LPDDR4__DLL_RST_DELAY__REG DENALI_CTL_386
- #define LPDDR4__DLL_RST_DELAY__FLD LPDDR4__DENALI_CTL_386__DLL_RST_DELAY
- #define LPDDR4__DENALI_CTL_386__DLL_RST_ADJ_DLY_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_386__DLL_RST_ADJ_DLY_SHIFT 16U
- #define LPDDR4__DENALI_CTL_386__DLL_RST_ADJ_DLY_WIDTH 8U
- #define LPDDR4__DLL_RST_ADJ_DLY__REG DENALI_CTL_386
- #define LPDDR4__DLL_RST_ADJ_DLY__FLD LPDDR4__DENALI_CTL_386__DLL_RST_ADJ_DLY
- #define LPDDR4__DENALI_CTL_386__TDFI_PHY_WRLAT_MASK 0x7F000000U
- #define LPDDR4__DENALI_CTL_386__TDFI_PHY_WRLAT_SHIFT 24U
- #define LPDDR4__DENALI_CTL_386__TDFI_PHY_WRLAT_WIDTH 7U
- #define LPDDR4__TDFI_PHY_WRLAT__REG DENALI_CTL_386
- #define LPDDR4__TDFI_PHY_WRLAT__FLD LPDDR4__DENALI_CTL_386__TDFI_PHY_WRLAT
- #define LPDDR4__DENALI_CTL_387_READ_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_CTL_387_WRITE_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_CTL_387__UPDATE_ERROR_STATUS_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_387__UPDATE_ERROR_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_387__UPDATE_ERROR_STATUS_WIDTH 7U
- #define LPDDR4__UPDATE_ERROR_STATUS__REG DENALI_CTL_387
- #define LPDDR4__UPDATE_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_387__UPDATE_ERROR_STATUS
- #define LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F0_MASK 0x00007F00U
- #define LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F0_WIDTH 7U
- #define LPDDR4__TDFI_PHY_RDLAT_F0__REG DENALI_CTL_387
- #define LPDDR4__TDFI_PHY_RDLAT_F0__FLD LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F0
- #define LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F1_MASK 0x007F0000U
- #define LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F1_WIDTH 7U
- #define LPDDR4__TDFI_PHY_RDLAT_F1__REG DENALI_CTL_387
- #define LPDDR4__TDFI_PHY_RDLAT_F1__FLD LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F1
- #define LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F2_MASK 0x7F000000U
- #define LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F2_WIDTH 7U
- #define LPDDR4__TDFI_PHY_RDLAT_F2__REG DENALI_CTL_387
- #define LPDDR4__TDFI_PHY_RDLAT_F2__FLD LPDDR4__DENALI_CTL_387__TDFI_PHY_RDLAT_F2
- #define LPDDR4__DENALI_CTL_388_READ_MASK 0x00FF037FU
- #define LPDDR4__DENALI_CTL_388_WRITE_MASK 0x00FF037FU
- #define LPDDR4__DENALI_CTL_388__TDFI_RDDATA_EN_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_388__TDFI_RDDATA_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_388__TDFI_RDDATA_EN_WIDTH 7U
- #define LPDDR4__TDFI_RDDATA_EN__REG DENALI_CTL_388
- #define LPDDR4__TDFI_RDDATA_EN__FLD LPDDR4__DENALI_CTL_388__TDFI_RDDATA_EN
- #define LPDDR4__DENALI_CTL_388__DRAM_CLK_DISABLE_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_388__DRAM_CLK_DISABLE_SHIFT 8U
- #define LPDDR4__DENALI_CTL_388__DRAM_CLK_DISABLE_WIDTH 2U
- #define LPDDR4__DRAM_CLK_DISABLE__REG DENALI_CTL_388
- #define LPDDR4__DRAM_CLK_DISABLE__FLD LPDDR4__DENALI_CTL_388__DRAM_CLK_DISABLE
- #define LPDDR4__DENALI_CTL_388__TDFI_CTRLUPD_MIN_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_388__TDFI_CTRLUPD_MIN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_388__TDFI_CTRLUPD_MIN_WIDTH 8U
- #define LPDDR4__TDFI_CTRLUPD_MIN__REG DENALI_CTL_388
- #define LPDDR4__TDFI_CTRLUPD_MIN__FLD LPDDR4__DENALI_CTL_388__TDFI_CTRLUPD_MIN
- #define LPDDR4__DENALI_CTL_389_READ_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_CTL_389_WRITE_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_CTL_389__TDFI_CTRLUPD_MAX_F0_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_CTL_389__TDFI_CTRLUPD_MAX_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_389__TDFI_CTRLUPD_MAX_F0_WIDTH 21U
- #define LPDDR4__TDFI_CTRLUPD_MAX_F0__REG DENALI_CTL_389
- #define LPDDR4__TDFI_CTRLUPD_MAX_F0__FLD LPDDR4__DENALI_CTL_389__TDFI_CTRLUPD_MAX_F0
- #define LPDDR4__DENALI_CTL_390_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_390_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_390__TDFI_PHYUPD_TYPE0_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_390__TDFI_PHYUPD_TYPE0_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_390__TDFI_PHYUPD_TYPE0_F0_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE0_F0__REG DENALI_CTL_390
- #define LPDDR4__TDFI_PHYUPD_TYPE0_F0__FLD LPDDR4__DENALI_CTL_390__TDFI_PHYUPD_TYPE0_F0
- #define LPDDR4__DENALI_CTL_391_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_391_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_391__TDFI_PHYUPD_TYPE1_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_391__TDFI_PHYUPD_TYPE1_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_391__TDFI_PHYUPD_TYPE1_F0_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE1_F0__REG DENALI_CTL_391
- #define LPDDR4__TDFI_PHYUPD_TYPE1_F0__FLD LPDDR4__DENALI_CTL_391__TDFI_PHYUPD_TYPE1_F0
- #define LPDDR4__DENALI_CTL_392_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_392_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_392__TDFI_PHYUPD_TYPE2_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_392__TDFI_PHYUPD_TYPE2_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_392__TDFI_PHYUPD_TYPE2_F0_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE2_F0__REG DENALI_CTL_392
- #define LPDDR4__TDFI_PHYUPD_TYPE2_F0__FLD LPDDR4__DENALI_CTL_392__TDFI_PHYUPD_TYPE2_F0
- #define LPDDR4__DENALI_CTL_393_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_393_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_393__TDFI_PHYUPD_TYPE3_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_393__TDFI_PHYUPD_TYPE3_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_393__TDFI_PHYUPD_TYPE3_F0_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE3_F0__REG DENALI_CTL_393
- #define LPDDR4__TDFI_PHYUPD_TYPE3_F0__FLD LPDDR4__DENALI_CTL_393__TDFI_PHYUPD_TYPE3_F0
- #define LPDDR4__DENALI_CTL_394_READ_MASK 0x007FFFFFU
- #define LPDDR4__DENALI_CTL_394_WRITE_MASK 0x007FFFFFU
- #define LPDDR4__DENALI_CTL_394__TDFI_PHYUPD_RESP_F0_MASK 0x007FFFFFU
- #define LPDDR4__DENALI_CTL_394__TDFI_PHYUPD_RESP_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_394__TDFI_PHYUPD_RESP_F0_WIDTH 23U
- #define LPDDR4__TDFI_PHYUPD_RESP_F0__REG DENALI_CTL_394
- #define LPDDR4__TDFI_PHYUPD_RESP_F0__FLD LPDDR4__DENALI_CTL_394__TDFI_PHYUPD_RESP_F0
- #define LPDDR4__DENALI_CTL_395_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_395_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_395__TDFI_CTRLUPD_INTERVAL_F0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_395__TDFI_CTRLUPD_INTERVAL_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_395__TDFI_CTRLUPD_INTERVAL_F0_WIDTH 32U
- #define LPDDR4__TDFI_CTRLUPD_INTERVAL_F0__REG DENALI_CTL_395
- #define LPDDR4__TDFI_CTRLUPD_INTERVAL_F0__FLD LPDDR4__DENALI_CTL_395__TDFI_CTRLUPD_INTERVAL_F0
- #define LPDDR4__DENALI_CTL_396_READ_MASK 0x00007F7FU
- #define LPDDR4__DENALI_CTL_396_WRITE_MASK 0x00007F7FU
- #define LPDDR4__DENALI_CTL_396__RDLAT_ADJ_F0_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_396__RDLAT_ADJ_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_396__RDLAT_ADJ_F0_WIDTH 7U
- #define LPDDR4__RDLAT_ADJ_F0__REG DENALI_CTL_396
- #define LPDDR4__RDLAT_ADJ_F0__FLD LPDDR4__DENALI_CTL_396__RDLAT_ADJ_F0
- #define LPDDR4__DENALI_CTL_396__WRLAT_ADJ_F0_MASK 0x00007F00U
- #define LPDDR4__DENALI_CTL_396__WRLAT_ADJ_F0_SHIFT 8U
- #define LPDDR4__DENALI_CTL_396__WRLAT_ADJ_F0_WIDTH 7U
- #define LPDDR4__WRLAT_ADJ_F0__REG DENALI_CTL_396
- #define LPDDR4__WRLAT_ADJ_F0__FLD LPDDR4__DENALI_CTL_396__WRLAT_ADJ_F0
- #define LPDDR4__DENALI_CTL_397_READ_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_CTL_397_WRITE_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_CTL_397__TDFI_CTRLUPD_MAX_F1_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_CTL_397__TDFI_CTRLUPD_MAX_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_397__TDFI_CTRLUPD_MAX_F1_WIDTH 21U
- #define LPDDR4__TDFI_CTRLUPD_MAX_F1__REG DENALI_CTL_397
- #define LPDDR4__TDFI_CTRLUPD_MAX_F1__FLD LPDDR4__DENALI_CTL_397__TDFI_CTRLUPD_MAX_F1
- #define LPDDR4__DENALI_CTL_398_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_398_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_398__TDFI_PHYUPD_TYPE0_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_398__TDFI_PHYUPD_TYPE0_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_398__TDFI_PHYUPD_TYPE0_F1_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE0_F1__REG DENALI_CTL_398
- #define LPDDR4__TDFI_PHYUPD_TYPE0_F1__FLD LPDDR4__DENALI_CTL_398__TDFI_PHYUPD_TYPE0_F1
- #define LPDDR4__DENALI_CTL_399_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_399_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_399__TDFI_PHYUPD_TYPE1_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_399__TDFI_PHYUPD_TYPE1_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_399__TDFI_PHYUPD_TYPE1_F1_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE1_F1__REG DENALI_CTL_399
- #define LPDDR4__TDFI_PHYUPD_TYPE1_F1__FLD LPDDR4__DENALI_CTL_399__TDFI_PHYUPD_TYPE1_F1
- #define LPDDR4__DENALI_CTL_400_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_400_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_400__TDFI_PHYUPD_TYPE2_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_400__TDFI_PHYUPD_TYPE2_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_400__TDFI_PHYUPD_TYPE2_F1_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE2_F1__REG DENALI_CTL_400
- #define LPDDR4__TDFI_PHYUPD_TYPE2_F1__FLD LPDDR4__DENALI_CTL_400__TDFI_PHYUPD_TYPE2_F1
- #define LPDDR4__DENALI_CTL_401_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_401_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_401__TDFI_PHYUPD_TYPE3_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_401__TDFI_PHYUPD_TYPE3_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_401__TDFI_PHYUPD_TYPE3_F1_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE3_F1__REG DENALI_CTL_401
- #define LPDDR4__TDFI_PHYUPD_TYPE3_F1__FLD LPDDR4__DENALI_CTL_401__TDFI_PHYUPD_TYPE3_F1
- #define LPDDR4__DENALI_CTL_402_READ_MASK 0x007FFFFFU
- #define LPDDR4__DENALI_CTL_402_WRITE_MASK 0x007FFFFFU
- #define LPDDR4__DENALI_CTL_402__TDFI_PHYUPD_RESP_F1_MASK 0x007FFFFFU
- #define LPDDR4__DENALI_CTL_402__TDFI_PHYUPD_RESP_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_402__TDFI_PHYUPD_RESP_F1_WIDTH 23U
- #define LPDDR4__TDFI_PHYUPD_RESP_F1__REG DENALI_CTL_402
- #define LPDDR4__TDFI_PHYUPD_RESP_F1__FLD LPDDR4__DENALI_CTL_402__TDFI_PHYUPD_RESP_F1
- #define LPDDR4__DENALI_CTL_403_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_403_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_403__TDFI_CTRLUPD_INTERVAL_F1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_403__TDFI_CTRLUPD_INTERVAL_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_403__TDFI_CTRLUPD_INTERVAL_F1_WIDTH 32U
- #define LPDDR4__TDFI_CTRLUPD_INTERVAL_F1__REG DENALI_CTL_403
- #define LPDDR4__TDFI_CTRLUPD_INTERVAL_F1__FLD LPDDR4__DENALI_CTL_403__TDFI_CTRLUPD_INTERVAL_F1
- #define LPDDR4__DENALI_CTL_404_READ_MASK 0x00007F7FU
- #define LPDDR4__DENALI_CTL_404_WRITE_MASK 0x00007F7FU
- #define LPDDR4__DENALI_CTL_404__RDLAT_ADJ_F1_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_404__RDLAT_ADJ_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_404__RDLAT_ADJ_F1_WIDTH 7U
- #define LPDDR4__RDLAT_ADJ_F1__REG DENALI_CTL_404
- #define LPDDR4__RDLAT_ADJ_F1__FLD LPDDR4__DENALI_CTL_404__RDLAT_ADJ_F1
- #define LPDDR4__DENALI_CTL_404__WRLAT_ADJ_F1_MASK 0x00007F00U
- #define LPDDR4__DENALI_CTL_404__WRLAT_ADJ_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_404__WRLAT_ADJ_F1_WIDTH 7U
- #define LPDDR4__WRLAT_ADJ_F1__REG DENALI_CTL_404
- #define LPDDR4__WRLAT_ADJ_F1__FLD LPDDR4__DENALI_CTL_404__WRLAT_ADJ_F1
- #define LPDDR4__DENALI_CTL_405_READ_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_CTL_405_WRITE_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_CTL_405__TDFI_CTRLUPD_MAX_F2_MASK 0x001FFFFFU
- #define LPDDR4__DENALI_CTL_405__TDFI_CTRLUPD_MAX_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_405__TDFI_CTRLUPD_MAX_F2_WIDTH 21U
- #define LPDDR4__TDFI_CTRLUPD_MAX_F2__REG DENALI_CTL_405
- #define LPDDR4__TDFI_CTRLUPD_MAX_F2__FLD LPDDR4__DENALI_CTL_405__TDFI_CTRLUPD_MAX_F2
- #define LPDDR4__DENALI_CTL_406_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_406_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_406__TDFI_PHYUPD_TYPE0_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_406__TDFI_PHYUPD_TYPE0_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_406__TDFI_PHYUPD_TYPE0_F2_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE0_F2__REG DENALI_CTL_406
- #define LPDDR4__TDFI_PHYUPD_TYPE0_F2__FLD LPDDR4__DENALI_CTL_406__TDFI_PHYUPD_TYPE0_F2
- #define LPDDR4__DENALI_CTL_407_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_407_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_407__TDFI_PHYUPD_TYPE1_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_407__TDFI_PHYUPD_TYPE1_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_407__TDFI_PHYUPD_TYPE1_F2_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE1_F2__REG DENALI_CTL_407
- #define LPDDR4__TDFI_PHYUPD_TYPE1_F2__FLD LPDDR4__DENALI_CTL_407__TDFI_PHYUPD_TYPE1_F2
- #define LPDDR4__DENALI_CTL_408_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_408_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_408__TDFI_PHYUPD_TYPE2_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_408__TDFI_PHYUPD_TYPE2_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_408__TDFI_PHYUPD_TYPE2_F2_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE2_F2__REG DENALI_CTL_408
- #define LPDDR4__TDFI_PHYUPD_TYPE2_F2__FLD LPDDR4__DENALI_CTL_408__TDFI_PHYUPD_TYPE2_F2
- #define LPDDR4__DENALI_CTL_409_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_409_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_409__TDFI_PHYUPD_TYPE3_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_409__TDFI_PHYUPD_TYPE3_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_409__TDFI_PHYUPD_TYPE3_F2_WIDTH 32U
- #define LPDDR4__TDFI_PHYUPD_TYPE3_F2__REG DENALI_CTL_409
- #define LPDDR4__TDFI_PHYUPD_TYPE3_F2__FLD LPDDR4__DENALI_CTL_409__TDFI_PHYUPD_TYPE3_F2
- #define LPDDR4__DENALI_CTL_410_READ_MASK 0x007FFFFFU
- #define LPDDR4__DENALI_CTL_410_WRITE_MASK 0x007FFFFFU
- #define LPDDR4__DENALI_CTL_410__TDFI_PHYUPD_RESP_F2_MASK 0x007FFFFFU
- #define LPDDR4__DENALI_CTL_410__TDFI_PHYUPD_RESP_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_410__TDFI_PHYUPD_RESP_F2_WIDTH 23U
- #define LPDDR4__TDFI_PHYUPD_RESP_F2__REG DENALI_CTL_410
- #define LPDDR4__TDFI_PHYUPD_RESP_F2__FLD LPDDR4__DENALI_CTL_410__TDFI_PHYUPD_RESP_F2
- #define LPDDR4__DENALI_CTL_411_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_411_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_411__TDFI_CTRLUPD_INTERVAL_F2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_411__TDFI_CTRLUPD_INTERVAL_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_411__TDFI_CTRLUPD_INTERVAL_F2_WIDTH 32U
- #define LPDDR4__TDFI_CTRLUPD_INTERVAL_F2__REG DENALI_CTL_411
- #define LPDDR4__TDFI_CTRLUPD_INTERVAL_F2__FLD LPDDR4__DENALI_CTL_411__TDFI_CTRLUPD_INTERVAL_F2
- #define LPDDR4__DENALI_CTL_412_READ_MASK 0x0F0F7F7FU
- #define LPDDR4__DENALI_CTL_412_WRITE_MASK 0x0F0F7F7FU
- #define LPDDR4__DENALI_CTL_412__RDLAT_ADJ_F2_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_412__RDLAT_ADJ_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_412__RDLAT_ADJ_F2_WIDTH 7U
- #define LPDDR4__RDLAT_ADJ_F2__REG DENALI_CTL_412
- #define LPDDR4__RDLAT_ADJ_F2__FLD LPDDR4__DENALI_CTL_412__RDLAT_ADJ_F2
- #define LPDDR4__DENALI_CTL_412__WRLAT_ADJ_F2_MASK 0x00007F00U
- #define LPDDR4__DENALI_CTL_412__WRLAT_ADJ_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_412__WRLAT_ADJ_F2_WIDTH 7U
- #define LPDDR4__WRLAT_ADJ_F2__REG DENALI_CTL_412
- #define LPDDR4__WRLAT_ADJ_F2__FLD LPDDR4__DENALI_CTL_412__WRLAT_ADJ_F2
- #define LPDDR4__DENALI_CTL_412__TDFI_CTRL_DELAY_F0_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_412__TDFI_CTRL_DELAY_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_412__TDFI_CTRL_DELAY_F0_WIDTH 4U
- #define LPDDR4__TDFI_CTRL_DELAY_F0__REG DENALI_CTL_412
- #define LPDDR4__TDFI_CTRL_DELAY_F0__FLD LPDDR4__DENALI_CTL_412__TDFI_CTRL_DELAY_F0
- #define LPDDR4__DENALI_CTL_412__TDFI_CTRL_DELAY_F1_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_412__TDFI_CTRL_DELAY_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_412__TDFI_CTRL_DELAY_F1_WIDTH 4U
- #define LPDDR4__TDFI_CTRL_DELAY_F1__REG DENALI_CTL_412
- #define LPDDR4__TDFI_CTRL_DELAY_F1__FLD LPDDR4__DENALI_CTL_412__TDFI_CTRL_DELAY_F1
- #define LPDDR4__DENALI_CTL_413_READ_MASK 0xFF0F0F0FU
- #define LPDDR4__DENALI_CTL_413_WRITE_MASK 0xFF0F0F0FU
- #define LPDDR4__DENALI_CTL_413__TDFI_CTRL_DELAY_F2_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_413__TDFI_CTRL_DELAY_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_413__TDFI_CTRL_DELAY_F2_WIDTH 4U
- #define LPDDR4__TDFI_CTRL_DELAY_F2__REG DENALI_CTL_413
- #define LPDDR4__TDFI_CTRL_DELAY_F2__FLD LPDDR4__DENALI_CTL_413__TDFI_CTRL_DELAY_F2
- #define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_DISABLE_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_DISABLE_SHIFT 8U
- #define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_DISABLE_WIDTH 4U
- #define LPDDR4__TDFI_DRAM_CLK_DISABLE__REG DENALI_CTL_413
- #define LPDDR4__TDFI_DRAM_CLK_DISABLE__FLD LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_DISABLE
- #define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_ENABLE_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_ENABLE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_ENABLE_WIDTH 4U
- #define LPDDR4__TDFI_DRAM_CLK_ENABLE__REG DENALI_CTL_413
- #define LPDDR4__TDFI_DRAM_CLK_ENABLE__FLD LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_ENABLE
- #define LPDDR4__DENALI_CTL_413__TDFI_WRLVL_EN_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_413__TDFI_WRLVL_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_413__TDFI_WRLVL_EN_WIDTH 8U
- #define LPDDR4__TDFI_WRLVL_EN__REG DENALI_CTL_413
- #define LPDDR4__TDFI_WRLVL_EN__FLD LPDDR4__DENALI_CTL_413__TDFI_WRLVL_EN
- #define LPDDR4__DENALI_CTL_414_READ_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_414_WRITE_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_414__TDFI_WRLVL_WW_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_414__TDFI_WRLVL_WW_SHIFT 0U
- #define LPDDR4__DENALI_CTL_414__TDFI_WRLVL_WW_WIDTH 10U
- #define LPDDR4__TDFI_WRLVL_WW__REG DENALI_CTL_414
- #define LPDDR4__TDFI_WRLVL_WW__FLD LPDDR4__DENALI_CTL_414__TDFI_WRLVL_WW
- #define LPDDR4__DENALI_CTL_415_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_415_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_415__TDFI_WRLVL_RESP_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_415__TDFI_WRLVL_RESP_SHIFT 0U
- #define LPDDR4__DENALI_CTL_415__TDFI_WRLVL_RESP_WIDTH 32U
- #define LPDDR4__TDFI_WRLVL_RESP__REG DENALI_CTL_415
- #define LPDDR4__TDFI_WRLVL_RESP__FLD LPDDR4__DENALI_CTL_415__TDFI_WRLVL_RESP
- #define LPDDR4__DENALI_CTL_416_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_416_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_416__TDFI_WRLVL_MAX_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_416__TDFI_WRLVL_MAX_SHIFT 0U
- #define LPDDR4__DENALI_CTL_416__TDFI_WRLVL_MAX_WIDTH 32U
- #define LPDDR4__TDFI_WRLVL_MAX__REG DENALI_CTL_416
- #define LPDDR4__TDFI_WRLVL_MAX__FLD LPDDR4__DENALI_CTL_416__TDFI_WRLVL_MAX
- #define LPDDR4__DENALI_CTL_417_READ_MASK 0x0003FFFFU
- #define LPDDR4__DENALI_CTL_417_WRITE_MASK 0x0003FFFFU
- #define LPDDR4__DENALI_CTL_417__TDFI_RDLVL_EN_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_417__TDFI_RDLVL_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_417__TDFI_RDLVL_EN_WIDTH 8U
- #define LPDDR4__TDFI_RDLVL_EN__REG DENALI_CTL_417
- #define LPDDR4__TDFI_RDLVL_EN__FLD LPDDR4__DENALI_CTL_417__TDFI_RDLVL_EN
- #define LPDDR4__DENALI_CTL_417__TDFI_RDLVL_RR_MASK 0x0003FF00U
- #define LPDDR4__DENALI_CTL_417__TDFI_RDLVL_RR_SHIFT 8U
- #define LPDDR4__DENALI_CTL_417__TDFI_RDLVL_RR_WIDTH 10U
- #define LPDDR4__TDFI_RDLVL_RR__REG DENALI_CTL_417
- #define LPDDR4__TDFI_RDLVL_RR__FLD LPDDR4__DENALI_CTL_417__TDFI_RDLVL_RR
- #define LPDDR4__DENALI_CTL_418_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_418_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_418__TDFI_RDLVL_RESP_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_418__TDFI_RDLVL_RESP_SHIFT 0U
- #define LPDDR4__DENALI_CTL_418__TDFI_RDLVL_RESP_WIDTH 32U
- #define LPDDR4__TDFI_RDLVL_RESP__REG DENALI_CTL_418
- #define LPDDR4__TDFI_RDLVL_RESP__FLD LPDDR4__DENALI_CTL_418__TDFI_RDLVL_RESP
- #define LPDDR4__DENALI_CTL_419_READ_MASK 0x000101FFU
- #define LPDDR4__DENALI_CTL_419_WRITE_MASK 0x000101FFU
- #define LPDDR4__DENALI_CTL_419__RDLVL_RESP_MASK_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_419__RDLVL_RESP_MASK_SHIFT 0U
- #define LPDDR4__DENALI_CTL_419__RDLVL_RESP_MASK_WIDTH 8U
- #define LPDDR4__RDLVL_RESP_MASK__REG DENALI_CTL_419
- #define LPDDR4__RDLVL_RESP_MASK__FLD LPDDR4__DENALI_CTL_419__RDLVL_RESP_MASK
- #define LPDDR4__DENALI_CTL_419__RDLVL_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_419__RDLVL_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_419__RDLVL_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_419__RDLVL_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_419__RDLVL_EN_WOSET 0U
- #define LPDDR4__RDLVL_EN__REG DENALI_CTL_419
- #define LPDDR4__RDLVL_EN__FLD LPDDR4__DENALI_CTL_419__RDLVL_EN
- #define LPDDR4__DENALI_CTL_419__RDLVL_GATE_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_419__RDLVL_GATE_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_419__RDLVL_GATE_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_419__RDLVL_GATE_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_419__RDLVL_GATE_EN_WOSET 0U
- #define LPDDR4__RDLVL_GATE_EN__REG DENALI_CTL_419
- #define LPDDR4__RDLVL_GATE_EN__FLD LPDDR4__DENALI_CTL_419__RDLVL_GATE_EN
- #define LPDDR4__DENALI_CTL_420_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_420_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_420__TDFI_RDLVL_MAX_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_420__TDFI_RDLVL_MAX_SHIFT 0U
- #define LPDDR4__DENALI_CTL_420__TDFI_RDLVL_MAX_WIDTH 32U
- #define LPDDR4__TDFI_RDLVL_MAX__REG DENALI_CTL_420
- #define LPDDR4__TDFI_RDLVL_MAX__FLD LPDDR4__DENALI_CTL_420__TDFI_RDLVL_MAX
- #define LPDDR4__DENALI_CTL_421_READ_MASK 0x00FF0707U
- #define LPDDR4__DENALI_CTL_421_WRITE_MASK 0x00FF0707U
- #define LPDDR4__DENALI_CTL_421__RDLVL_ERROR_STATUS_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_421__RDLVL_ERROR_STATUS_SHIFT 0U
- #define LPDDR4__DENALI_CTL_421__RDLVL_ERROR_STATUS_WIDTH 3U
- #define LPDDR4__RDLVL_ERROR_STATUS__REG DENALI_CTL_421
- #define LPDDR4__RDLVL_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_421__RDLVL_ERROR_STATUS
- #define LPDDR4__DENALI_CTL_421__RDLVL_GATE_ERROR_STATUS_MASK 0x00000700U
- #define LPDDR4__DENALI_CTL_421__RDLVL_GATE_ERROR_STATUS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_421__RDLVL_GATE_ERROR_STATUS_WIDTH 3U
- #define LPDDR4__RDLVL_GATE_ERROR_STATUS__REG DENALI_CTL_421
- #define LPDDR4__RDLVL_GATE_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_421__RDLVL_GATE_ERROR_STATUS
- #define LPDDR4__DENALI_CTL_421__TDFI_CALVL_EN_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_421__TDFI_CALVL_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_421__TDFI_CALVL_EN_WIDTH 8U
- #define LPDDR4__TDFI_CALVL_EN__REG DENALI_CTL_421
- #define LPDDR4__TDFI_CALVL_EN__FLD LPDDR4__DENALI_CTL_421__TDFI_CALVL_EN
- #define LPDDR4__DENALI_CTL_422_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_422_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_422__TDFI_CALVL_CC_F0_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_422__TDFI_CALVL_CC_F0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_422__TDFI_CALVL_CC_F0_WIDTH 10U
- #define LPDDR4__TDFI_CALVL_CC_F0__REG DENALI_CTL_422
- #define LPDDR4__TDFI_CALVL_CC_F0__FLD LPDDR4__DENALI_CTL_422__TDFI_CALVL_CC_F0
- #define LPDDR4__DENALI_CTL_422__TDFI_CALVL_CAPTURE_F0_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_422__TDFI_CALVL_CAPTURE_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_422__TDFI_CALVL_CAPTURE_F0_WIDTH 10U
- #define LPDDR4__TDFI_CALVL_CAPTURE_F0__REG DENALI_CTL_422
- #define LPDDR4__TDFI_CALVL_CAPTURE_F0__FLD LPDDR4__DENALI_CTL_422__TDFI_CALVL_CAPTURE_F0
- #define LPDDR4__DENALI_CTL_423_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_423_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_423__TDFI_CALVL_CC_F1_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_423__TDFI_CALVL_CC_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_423__TDFI_CALVL_CC_F1_WIDTH 10U
- #define LPDDR4__TDFI_CALVL_CC_F1__REG DENALI_CTL_423
- #define LPDDR4__TDFI_CALVL_CC_F1__FLD LPDDR4__DENALI_CTL_423__TDFI_CALVL_CC_F1
- #define LPDDR4__DENALI_CTL_423__TDFI_CALVL_CAPTURE_F1_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_423__TDFI_CALVL_CAPTURE_F1_SHIFT 16U
- #define LPDDR4__DENALI_CTL_423__TDFI_CALVL_CAPTURE_F1_WIDTH 10U
- #define LPDDR4__TDFI_CALVL_CAPTURE_F1__REG DENALI_CTL_423
- #define LPDDR4__TDFI_CALVL_CAPTURE_F1__FLD LPDDR4__DENALI_CTL_423__TDFI_CALVL_CAPTURE_F1
- #define LPDDR4__DENALI_CTL_424_READ_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_424_WRITE_MASK 0x03FF03FFU
- #define LPDDR4__DENALI_CTL_424__TDFI_CALVL_CC_F2_MASK 0x000003FFU
- #define LPDDR4__DENALI_CTL_424__TDFI_CALVL_CC_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_424__TDFI_CALVL_CC_F2_WIDTH 10U
- #define LPDDR4__TDFI_CALVL_CC_F2__REG DENALI_CTL_424
- #define LPDDR4__TDFI_CALVL_CC_F2__FLD LPDDR4__DENALI_CTL_424__TDFI_CALVL_CC_F2
- #define LPDDR4__DENALI_CTL_424__TDFI_CALVL_CAPTURE_F2_MASK 0x03FF0000U
- #define LPDDR4__DENALI_CTL_424__TDFI_CALVL_CAPTURE_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_424__TDFI_CALVL_CAPTURE_F2_WIDTH 10U
- #define LPDDR4__TDFI_CALVL_CAPTURE_F2__REG DENALI_CTL_424
- #define LPDDR4__TDFI_CALVL_CAPTURE_F2__FLD LPDDR4__DENALI_CTL_424__TDFI_CALVL_CAPTURE_F2
- #define LPDDR4__DENALI_CTL_425_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_425_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_425__TDFI_CALVL_RESP_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_425__TDFI_CALVL_RESP_SHIFT 0U
- #define LPDDR4__DENALI_CTL_425__TDFI_CALVL_RESP_WIDTH 32U
- #define LPDDR4__TDFI_CALVL_RESP__REG DENALI_CTL_425
- #define LPDDR4__TDFI_CALVL_RESP__FLD LPDDR4__DENALI_CTL_425__TDFI_CALVL_RESP
- #define LPDDR4__DENALI_CTL_426_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_426_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_426__TDFI_CALVL_MAX_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_426__TDFI_CALVL_MAX_SHIFT 0U
- #define LPDDR4__DENALI_CTL_426__TDFI_CALVL_MAX_WIDTH 32U
- #define LPDDR4__TDFI_CALVL_MAX__REG DENALI_CTL_426
- #define LPDDR4__TDFI_CALVL_MAX__FLD LPDDR4__DENALI_CTL_426__TDFI_CALVL_MAX
- #define LPDDR4__DENALI_CTL_427_READ_MASK 0x070F0101U
- #define LPDDR4__DENALI_CTL_427_WRITE_MASK 0x070F0101U
- #define LPDDR4__DENALI_CTL_427__CALVL_RESP_MASK_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_427__CALVL_RESP_MASK_SHIFT 0U
- #define LPDDR4__DENALI_CTL_427__CALVL_RESP_MASK_WIDTH 1U
- #define LPDDR4__DENALI_CTL_427__CALVL_RESP_MASK_WOCLR 0U
- #define LPDDR4__DENALI_CTL_427__CALVL_RESP_MASK_WOSET 0U
- #define LPDDR4__CALVL_RESP_MASK__REG DENALI_CTL_427
- #define LPDDR4__CALVL_RESP_MASK__FLD LPDDR4__DENALI_CTL_427__CALVL_RESP_MASK
- #define LPDDR4__DENALI_CTL_427__CALVL_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_427__CALVL_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_427__CALVL_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_427__CALVL_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_427__CALVL_EN_WOSET 0U
- #define LPDDR4__CALVL_EN__REG DENALI_CTL_427
- #define LPDDR4__CALVL_EN__FLD LPDDR4__DENALI_CTL_427__CALVL_EN
- #define LPDDR4__DENALI_CTL_427__CALVL_ERROR_STATUS_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_427__CALVL_ERROR_STATUS_SHIFT 16U
- #define LPDDR4__DENALI_CTL_427__CALVL_ERROR_STATUS_WIDTH 4U
- #define LPDDR4__CALVL_ERROR_STATUS__REG DENALI_CTL_427
- #define LPDDR4__CALVL_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_427__CALVL_ERROR_STATUS
- #define LPDDR4__DENALI_CTL_427__TDFI_PHY_WRDATA_F0_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_427__TDFI_PHY_WRDATA_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_427__TDFI_PHY_WRDATA_F0_WIDTH 3U
- #define LPDDR4__TDFI_PHY_WRDATA_F0__REG DENALI_CTL_427
- #define LPDDR4__TDFI_PHY_WRDATA_F0__FLD LPDDR4__DENALI_CTL_427__TDFI_PHY_WRDATA_F0
- #define LPDDR4__DENALI_CTL_428_READ_MASK 0x7F7F0707U
- #define LPDDR4__DENALI_CTL_428_WRITE_MASK 0x7F7F0707U
- #define LPDDR4__DENALI_CTL_428__TDFI_PHY_WRDATA_F1_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_428__TDFI_PHY_WRDATA_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_428__TDFI_PHY_WRDATA_F1_WIDTH 3U
- #define LPDDR4__TDFI_PHY_WRDATA_F1__REG DENALI_CTL_428
- #define LPDDR4__TDFI_PHY_WRDATA_F1__FLD LPDDR4__DENALI_CTL_428__TDFI_PHY_WRDATA_F1
- #define LPDDR4__DENALI_CTL_428__TDFI_PHY_WRDATA_F2_MASK 0x00000700U
- #define LPDDR4__DENALI_CTL_428__TDFI_PHY_WRDATA_F2_SHIFT 8U
- #define LPDDR4__DENALI_CTL_428__TDFI_PHY_WRDATA_F2_WIDTH 3U
- #define LPDDR4__TDFI_PHY_WRDATA_F2__REG DENALI_CTL_428
- #define LPDDR4__TDFI_PHY_WRDATA_F2__FLD LPDDR4__DENALI_CTL_428__TDFI_PHY_WRDATA_F2
- #define LPDDR4__DENALI_CTL_428__TDFI_RDCSLAT_F0_MASK 0x007F0000U
- #define LPDDR4__DENALI_CTL_428__TDFI_RDCSLAT_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_428__TDFI_RDCSLAT_F0_WIDTH 7U
- #define LPDDR4__TDFI_RDCSLAT_F0__REG DENALI_CTL_428
- #define LPDDR4__TDFI_RDCSLAT_F0__FLD LPDDR4__DENALI_CTL_428__TDFI_RDCSLAT_F0
- #define LPDDR4__DENALI_CTL_428__TDFI_WRCSLAT_F0_MASK 0x7F000000U
- #define LPDDR4__DENALI_CTL_428__TDFI_WRCSLAT_F0_SHIFT 24U
- #define LPDDR4__DENALI_CTL_428__TDFI_WRCSLAT_F0_WIDTH 7U
- #define LPDDR4__TDFI_WRCSLAT_F0__REG DENALI_CTL_428
- #define LPDDR4__TDFI_WRCSLAT_F0__FLD LPDDR4__DENALI_CTL_428__TDFI_WRCSLAT_F0
- #define LPDDR4__DENALI_CTL_429_READ_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_CTL_429_WRITE_MASK 0x7F7F7F7FU
- #define LPDDR4__DENALI_CTL_429__TDFI_RDCSLAT_F1_MASK 0x0000007FU
- #define LPDDR4__DENALI_CTL_429__TDFI_RDCSLAT_F1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_429__TDFI_RDCSLAT_F1_WIDTH 7U
- #define LPDDR4__TDFI_RDCSLAT_F1__REG DENALI_CTL_429
- #define LPDDR4__TDFI_RDCSLAT_F1__FLD LPDDR4__DENALI_CTL_429__TDFI_RDCSLAT_F1
- #define LPDDR4__DENALI_CTL_429__TDFI_WRCSLAT_F1_MASK 0x00007F00U
- #define LPDDR4__DENALI_CTL_429__TDFI_WRCSLAT_F1_SHIFT 8U
- #define LPDDR4__DENALI_CTL_429__TDFI_WRCSLAT_F1_WIDTH 7U
- #define LPDDR4__TDFI_WRCSLAT_F1__REG DENALI_CTL_429
- #define LPDDR4__TDFI_WRCSLAT_F1__FLD LPDDR4__DENALI_CTL_429__TDFI_WRCSLAT_F1
- #define LPDDR4__DENALI_CTL_429__TDFI_RDCSLAT_F2_MASK 0x007F0000U
- #define LPDDR4__DENALI_CTL_429__TDFI_RDCSLAT_F2_SHIFT 16U
- #define LPDDR4__DENALI_CTL_429__TDFI_RDCSLAT_F2_WIDTH 7U
- #define LPDDR4__TDFI_RDCSLAT_F2__REG DENALI_CTL_429
- #define LPDDR4__TDFI_RDCSLAT_F2__FLD LPDDR4__DENALI_CTL_429__TDFI_RDCSLAT_F2
- #define LPDDR4__DENALI_CTL_429__TDFI_WRCSLAT_F2_MASK 0x7F000000U
- #define LPDDR4__DENALI_CTL_429__TDFI_WRCSLAT_F2_SHIFT 24U
- #define LPDDR4__DENALI_CTL_429__TDFI_WRCSLAT_F2_WIDTH 7U
- #define LPDDR4__TDFI_WRCSLAT_F2__REG DENALI_CTL_429
- #define LPDDR4__TDFI_WRCSLAT_F2__FLD LPDDR4__DENALI_CTL_429__TDFI_WRCSLAT_F2
- #define LPDDR4__DENALI_CTL_430_READ_MASK 0x010101FFU
- #define LPDDR4__DENALI_CTL_430_WRITE_MASK 0x010101FFU
- #define LPDDR4__DENALI_CTL_430__TDFI_WRDATA_DELAY_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_430__TDFI_WRDATA_DELAY_SHIFT 0U
- #define LPDDR4__DENALI_CTL_430__TDFI_WRDATA_DELAY_WIDTH 8U
- #define LPDDR4__TDFI_WRDATA_DELAY__REG DENALI_CTL_430
- #define LPDDR4__TDFI_WRDATA_DELAY__FLD LPDDR4__DENALI_CTL_430__TDFI_WRDATA_DELAY
- #define LPDDR4__DENALI_CTL_430__EN_1T_TIMING_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_430__EN_1T_TIMING_SHIFT 8U
- #define LPDDR4__DENALI_CTL_430__EN_1T_TIMING_WIDTH 1U
- #define LPDDR4__DENALI_CTL_430__EN_1T_TIMING_WOCLR 0U
- #define LPDDR4__DENALI_CTL_430__EN_1T_TIMING_WOSET 0U
- #define LPDDR4__EN_1T_TIMING__REG DENALI_CTL_430
- #define LPDDR4__EN_1T_TIMING__FLD LPDDR4__DENALI_CTL_430__EN_1T_TIMING
- #define LPDDR4__DENALI_CTL_430__DISABLE_MEMORY_MASKED_WRITE_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_430__DISABLE_MEMORY_MASKED_WRITE_SHIFT 16U
- #define LPDDR4__DENALI_CTL_430__DISABLE_MEMORY_MASKED_WRITE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_430__DISABLE_MEMORY_MASKED_WRITE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_430__DISABLE_MEMORY_MASKED_WRITE_WOSET 0U
- #define LPDDR4__DISABLE_MEMORY_MASKED_WRITE__REG DENALI_CTL_430
- #define LPDDR4__DISABLE_MEMORY_MASKED_WRITE__FLD LPDDR4__DENALI_CTL_430__DISABLE_MEMORY_MASKED_WRITE
- #define LPDDR4__DENALI_CTL_430__BL_ON_FLY_ENABLE_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_430__BL_ON_FLY_ENABLE_SHIFT 24U
- #define LPDDR4__DENALI_CTL_430__BL_ON_FLY_ENABLE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_430__BL_ON_FLY_ENABLE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_430__BL_ON_FLY_ENABLE_WOSET 0U
- #define LPDDR4__BL_ON_FLY_ENABLE__REG DENALI_CTL_430
- #define LPDDR4__BL_ON_FLY_ENABLE__FLD LPDDR4__DENALI_CTL_430__BL_ON_FLY_ENABLE
- #define LPDDR4__DENALI_CTL_431_READ_MASK 0x07070701U
- #define LPDDR4__DENALI_CTL_431_WRITE_MASK 0x07070701U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED32_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED32_SHIFT 0U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED32_WIDTH 1U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED32_WOCLR 0U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED32_WOSET 0U
- #define LPDDR4__MC_RESERVED32__REG DENALI_CTL_431
- #define LPDDR4__MC_RESERVED32__FLD LPDDR4__DENALI_CTL_431__MC_RESERVED32
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED33_MASK 0x00000700U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED33_SHIFT 8U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED33_WIDTH 3U
- #define LPDDR4__MC_RESERVED33__REG DENALI_CTL_431
- #define LPDDR4__MC_RESERVED33__FLD LPDDR4__DENALI_CTL_431__MC_RESERVED33
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED34_MASK 0x00070000U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED34_SHIFT 16U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED34_WIDTH 3U
- #define LPDDR4__MC_RESERVED34__REG DENALI_CTL_431
- #define LPDDR4__MC_RESERVED34__FLD LPDDR4__DENALI_CTL_431__MC_RESERVED34
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED35_MASK 0x07000000U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED35_SHIFT 24U
- #define LPDDR4__DENALI_CTL_431__MC_RESERVED35_WIDTH 3U
- #define LPDDR4__MC_RESERVED35__REG DENALI_CTL_431
- #define LPDDR4__MC_RESERVED35__FLD LPDDR4__DENALI_CTL_431__MC_RESERVED35
- #define LPDDR4__DENALI_CTL_432_READ_MASK 0x0F070707U
- #define LPDDR4__DENALI_CTL_432_WRITE_MASK 0x0F070707U
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED36_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED36_SHIFT 0U
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED36_WIDTH 3U
- #define LPDDR4__MC_RESERVED36__REG DENALI_CTL_432
- #define LPDDR4__MC_RESERVED36__FLD LPDDR4__DENALI_CTL_432__MC_RESERVED36
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED37_MASK 0x00000700U
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED37_SHIFT 8U
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED37_WIDTH 3U
- #define LPDDR4__MC_RESERVED37__REG DENALI_CTL_432
- #define LPDDR4__MC_RESERVED37__FLD LPDDR4__DENALI_CTL_432__MC_RESERVED37
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED38_MASK 0x00070000U
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED38_SHIFT 16U
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED38_WIDTH 3U
- #define LPDDR4__MC_RESERVED38__REG DENALI_CTL_432
- #define LPDDR4__MC_RESERVED38__FLD LPDDR4__DENALI_CTL_432__MC_RESERVED38
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED39_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED39_SHIFT 24U
- #define LPDDR4__DENALI_CTL_432__MC_RESERVED39_WIDTH 4U
- #define LPDDR4__MC_RESERVED39__REG DENALI_CTL_432
- #define LPDDR4__MC_RESERVED39__FLD LPDDR4__DENALI_CTL_432__MC_RESERVED39
- #define LPDDR4__DENALI_CTL_433_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_433_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED40_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED40_SHIFT 0U
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED40_WIDTH 4U
- #define LPDDR4__MC_RESERVED40__REG DENALI_CTL_433
- #define LPDDR4__MC_RESERVED40__FLD LPDDR4__DENALI_CTL_433__MC_RESERVED40
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED41_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED41_SHIFT 8U
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED41_WIDTH 4U
- #define LPDDR4__MC_RESERVED41__REG DENALI_CTL_433
- #define LPDDR4__MC_RESERVED41__FLD LPDDR4__DENALI_CTL_433__MC_RESERVED41
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED42_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED42_SHIFT 16U
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED42_WIDTH 4U
- #define LPDDR4__MC_RESERVED42__REG DENALI_CTL_433
- #define LPDDR4__MC_RESERVED42__FLD LPDDR4__DENALI_CTL_433__MC_RESERVED42
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED43_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED43_SHIFT 24U
- #define LPDDR4__DENALI_CTL_433__MC_RESERVED43_WIDTH 4U
- #define LPDDR4__MC_RESERVED43__REG DENALI_CTL_433
- #define LPDDR4__MC_RESERVED43__FLD LPDDR4__DENALI_CTL_433__MC_RESERVED43
- #define LPDDR4__DENALI_CTL_434_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_434_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED44_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED44_SHIFT 0U
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED44_WIDTH 4U
- #define LPDDR4__MC_RESERVED44__REG DENALI_CTL_434
- #define LPDDR4__MC_RESERVED44__FLD LPDDR4__DENALI_CTL_434__MC_RESERVED44
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED45_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED45_SHIFT 8U
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED45_WIDTH 4U
- #define LPDDR4__MC_RESERVED45__REG DENALI_CTL_434
- #define LPDDR4__MC_RESERVED45__FLD LPDDR4__DENALI_CTL_434__MC_RESERVED45
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED46_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED46_SHIFT 16U
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED46_WIDTH 4U
- #define LPDDR4__MC_RESERVED46__REG DENALI_CTL_434
- #define LPDDR4__MC_RESERVED46__FLD LPDDR4__DENALI_CTL_434__MC_RESERVED46
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED47_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED47_SHIFT 24U
- #define LPDDR4__DENALI_CTL_434__MC_RESERVED47_WIDTH 4U
- #define LPDDR4__MC_RESERVED47__REG DENALI_CTL_434
- #define LPDDR4__MC_RESERVED47__FLD LPDDR4__DENALI_CTL_434__MC_RESERVED47
- #define LPDDR4__DENALI_CTL_435_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_435_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED48_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED48_SHIFT 0U
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED48_WIDTH 4U
- #define LPDDR4__MC_RESERVED48__REG DENALI_CTL_435
- #define LPDDR4__MC_RESERVED48__FLD LPDDR4__DENALI_CTL_435__MC_RESERVED48
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED49_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED49_SHIFT 8U
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED49_WIDTH 4U
- #define LPDDR4__MC_RESERVED49__REG DENALI_CTL_435
- #define LPDDR4__MC_RESERVED49__FLD LPDDR4__DENALI_CTL_435__MC_RESERVED49
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED50_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED50_SHIFT 16U
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED50_WIDTH 4U
- #define LPDDR4__MC_RESERVED50__REG DENALI_CTL_435
- #define LPDDR4__MC_RESERVED50__FLD LPDDR4__DENALI_CTL_435__MC_RESERVED50
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED51_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED51_SHIFT 24U
- #define LPDDR4__DENALI_CTL_435__MC_RESERVED51_WIDTH 4U
- #define LPDDR4__MC_RESERVED51__REG DENALI_CTL_435
- #define LPDDR4__MC_RESERVED51__FLD LPDDR4__DENALI_CTL_435__MC_RESERVED51
- #define LPDDR4__DENALI_CTL_436_READ_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_436_WRITE_MASK 0x0F0F0F0FU
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED52_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED52_SHIFT 0U
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED52_WIDTH 4U
- #define LPDDR4__MC_RESERVED52__REG DENALI_CTL_436
- #define LPDDR4__MC_RESERVED52__FLD LPDDR4__DENALI_CTL_436__MC_RESERVED52
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED53_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED53_SHIFT 8U
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED53_WIDTH 4U
- #define LPDDR4__MC_RESERVED53__REG DENALI_CTL_436
- #define LPDDR4__MC_RESERVED53__FLD LPDDR4__DENALI_CTL_436__MC_RESERVED53
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED54_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED54_SHIFT 16U
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED54_WIDTH 4U
- #define LPDDR4__MC_RESERVED54__REG DENALI_CTL_436
- #define LPDDR4__MC_RESERVED54__FLD LPDDR4__DENALI_CTL_436__MC_RESERVED54
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED55_MASK 0x0F000000U
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED55_SHIFT 24U
- #define LPDDR4__DENALI_CTL_436__MC_RESERVED55_WIDTH 4U
- #define LPDDR4__MC_RESERVED55__REG DENALI_CTL_436
- #define LPDDR4__MC_RESERVED55__FLD LPDDR4__DENALI_CTL_436__MC_RESERVED55
- #define LPDDR4__DENALI_CTL_437_READ_MASK 0xFF0F0F0FU
- #define LPDDR4__DENALI_CTL_437_WRITE_MASK 0xFF0F0F0FU
- #define LPDDR4__DENALI_CTL_437__MC_RESERVED56_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_437__MC_RESERVED56_SHIFT 0U
- #define LPDDR4__DENALI_CTL_437__MC_RESERVED56_WIDTH 4U
- #define LPDDR4__MC_RESERVED56__REG DENALI_CTL_437
- #define LPDDR4__MC_RESERVED56__FLD LPDDR4__DENALI_CTL_437__MC_RESERVED56
- #define LPDDR4__DENALI_CTL_437__MC_RESERVED57_MASK 0x00000F00U
- #define LPDDR4__DENALI_CTL_437__MC_RESERVED57_SHIFT 8U
- #define LPDDR4__DENALI_CTL_437__MC_RESERVED57_WIDTH 4U
- #define LPDDR4__MC_RESERVED57__REG DENALI_CTL_437
- #define LPDDR4__MC_RESERVED57__FLD LPDDR4__DENALI_CTL_437__MC_RESERVED57
- #define LPDDR4__DENALI_CTL_437__MC_RESERVED58_MASK 0x000F0000U
- #define LPDDR4__DENALI_CTL_437__MC_RESERVED58_SHIFT 16U
- #define LPDDR4__DENALI_CTL_437__MC_RESERVED58_WIDTH 4U
- #define LPDDR4__MC_RESERVED58__REG DENALI_CTL_437
- #define LPDDR4__MC_RESERVED58__FLD LPDDR4__DENALI_CTL_437__MC_RESERVED58
- #define LPDDR4__DENALI_CTL_437__GLOBAL_ERROR_INFO_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_437__GLOBAL_ERROR_INFO_SHIFT 24U
- #define LPDDR4__DENALI_CTL_437__GLOBAL_ERROR_INFO_WIDTH 8U
- #define LPDDR4__GLOBAL_ERROR_INFO__REG DENALI_CTL_437
- #define LPDDR4__GLOBAL_ERROR_INFO__FLD LPDDR4__DENALI_CTL_437__GLOBAL_ERROR_INFO
- #define LPDDR4__DENALI_CTL_438_READ_MASK 0xFFFF03FFU
- #define LPDDR4__DENALI_CTL_438_WRITE_MASK 0xFFFF03FFU
- #define LPDDR4__DENALI_CTL_438__GLOBAL_ERROR_MASK_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_438__GLOBAL_ERROR_MASK_SHIFT 0U
- #define LPDDR4__DENALI_CTL_438__GLOBAL_ERROR_MASK_WIDTH 8U
- #define LPDDR4__GLOBAL_ERROR_MASK__REG DENALI_CTL_438
- #define LPDDR4__GLOBAL_ERROR_MASK__FLD LPDDR4__DENALI_CTL_438__GLOBAL_ERROR_MASK
- #define LPDDR4__DENALI_CTL_438__AXI_PARITY_ERROR_STATUS_MASK 0x00000300U
- #define LPDDR4__DENALI_CTL_438__AXI_PARITY_ERROR_STATUS_SHIFT 8U
- #define LPDDR4__DENALI_CTL_438__AXI_PARITY_ERROR_STATUS_WIDTH 2U
- #define LPDDR4__AXI_PARITY_ERROR_STATUS__REG DENALI_CTL_438
- #define LPDDR4__AXI_PARITY_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_438__AXI_PARITY_ERROR_STATUS
- #define LPDDR4__DENALI_CTL_438__NWR_F0_MASK 0x00FF0000U
- #define LPDDR4__DENALI_CTL_438__NWR_F0_SHIFT 16U
- #define LPDDR4__DENALI_CTL_438__NWR_F0_WIDTH 8U
- #define LPDDR4__NWR_F0__REG DENALI_CTL_438
- #define LPDDR4__NWR_F0__FLD LPDDR4__DENALI_CTL_438__NWR_F0
- #define LPDDR4__DENALI_CTL_438__NWR_F1_MASK 0xFF000000U
- #define LPDDR4__DENALI_CTL_438__NWR_F1_SHIFT 24U
- #define LPDDR4__DENALI_CTL_438__NWR_F1_WIDTH 8U
- #define LPDDR4__NWR_F1__REG DENALI_CTL_438
- #define LPDDR4__NWR_F1__FLD LPDDR4__DENALI_CTL_438__NWR_F1
- #define LPDDR4__DENALI_CTL_439_READ_MASK 0x001F01FFU
- #define LPDDR4__DENALI_CTL_439_WRITE_MASK 0x001F01FFU
- #define LPDDR4__DENALI_CTL_439__NWR_F2_MASK 0x000000FFU
- #define LPDDR4__DENALI_CTL_439__NWR_F2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_439__NWR_F2_WIDTH 8U
- #define LPDDR4__NWR_F2__REG DENALI_CTL_439
- #define LPDDR4__NWR_F2__FLD LPDDR4__DENALI_CTL_439__NWR_F2
- #define LPDDR4__DENALI_CTL_439__MC_RESERVED59_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_439__MC_RESERVED59_SHIFT 8U
- #define LPDDR4__DENALI_CTL_439__MC_RESERVED59_WIDTH 1U
- #define LPDDR4__DENALI_CTL_439__MC_RESERVED59_WOCLR 0U
- #define LPDDR4__DENALI_CTL_439__MC_RESERVED59_WOSET 0U
- #define LPDDR4__MC_RESERVED59__REG DENALI_CTL_439
- #define LPDDR4__MC_RESERVED59__FLD LPDDR4__DENALI_CTL_439__MC_RESERVED59
- #define LPDDR4__DENALI_CTL_439__REGPORT_PARAM_PARITY_PROTECTION_STATUS_MASK 0x001F0000U
- #define LPDDR4__DENALI_CTL_439__REGPORT_PARAM_PARITY_PROTECTION_STATUS_SHIFT 16U
- #define LPDDR4__DENALI_CTL_439__REGPORT_PARAM_PARITY_PROTECTION_STATUS_WIDTH 5U
- #define LPDDR4__REGPORT_PARAM_PARITY_PROTECTION_STATUS__REG DENALI_CTL_439
- #define LPDDR4__REGPORT_PARAM_PARITY_PROTECTION_STATUS__FLD LPDDR4__DENALI_CTL_439__REGPORT_PARAM_PARITY_PROTECTION_STATUS
- #define LPDDR4__DENALI_CTL_440_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_440_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_440__MC_PARITY_INJECTION_BYTE_ENABLE_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_440__MC_PARITY_INJECTION_BYTE_ENABLE_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_440__MC_PARITY_INJECTION_BYTE_ENABLE_0_WIDTH 32U
- #define LPDDR4__MC_PARITY_INJECTION_BYTE_ENABLE_0__REG DENALI_CTL_440
- #define LPDDR4__MC_PARITY_INJECTION_BYTE_ENABLE_0__FLD LPDDR4__DENALI_CTL_440__MC_PARITY_INJECTION_BYTE_ENABLE_0
- #define LPDDR4__DENALI_CTL_441_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_441_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_441__MC_PARITY_INJECTION_BYTE_ENABLE_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_441__MC_PARITY_INJECTION_BYTE_ENABLE_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_441__MC_PARITY_INJECTION_BYTE_ENABLE_1_WIDTH 32U
- #define LPDDR4__MC_PARITY_INJECTION_BYTE_ENABLE_1__REG DENALI_CTL_441
- #define LPDDR4__MC_PARITY_INJECTION_BYTE_ENABLE_1__FLD LPDDR4__DENALI_CTL_441__MC_PARITY_INJECTION_BYTE_ENABLE_1
- #define LPDDR4__DENALI_CTL_442_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_442_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_442__MC_PARITY_ERROR_TYPE_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_442__MC_PARITY_ERROR_TYPE_SHIFT 0U
- #define LPDDR4__DENALI_CTL_442__MC_PARITY_ERROR_TYPE_WIDTH 1U
- #define LPDDR4__DENALI_CTL_442__MC_PARITY_ERROR_TYPE_WOCLR 0U
- #define LPDDR4__DENALI_CTL_442__MC_PARITY_ERROR_TYPE_WOSET 0U
- #define LPDDR4__MC_PARITY_ERROR_TYPE__REG DENALI_CTL_442
- #define LPDDR4__MC_PARITY_ERROR_TYPE__FLD LPDDR4__DENALI_CTL_442__MC_PARITY_ERROR_TYPE
- #define LPDDR4__DENALI_CTL_442__REGPORT_ADDR_PARITY_PROTECTION_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_442__REGPORT_ADDR_PARITY_PROTECTION_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_442__REGPORT_ADDR_PARITY_PROTECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_442__REGPORT_ADDR_PARITY_PROTECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_442__REGPORT_ADDR_PARITY_PROTECTION_EN_WOSET 0U
- #define LPDDR4__REGPORT_ADDR_PARITY_PROTECTION_EN__REG DENALI_CTL_442
- #define LPDDR4__REGPORT_ADDR_PARITY_PROTECTION_EN__FLD LPDDR4__DENALI_CTL_442__REGPORT_ADDR_PARITY_PROTECTION_EN
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITEMASK_PARITY_PROTECTION_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITEMASK_PARITY_PROTECTION_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITEMASK_PARITY_PROTECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITEMASK_PARITY_PROTECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITEMASK_PARITY_PROTECTION_EN_WOSET 0U
- #define LPDDR4__REGPORT_WRITEMASK_PARITY_PROTECTION_EN__REG DENALI_CTL_442
- #define LPDDR4__REGPORT_WRITEMASK_PARITY_PROTECTION_EN__FLD LPDDR4__DENALI_CTL_442__REGPORT_WRITEMASK_PARITY_PROTECTION_EN
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITE_PARITY_PROTECTION_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITE_PARITY_PROTECTION_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITE_PARITY_PROTECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITE_PARITY_PROTECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_442__REGPORT_WRITE_PARITY_PROTECTION_EN_WOSET 0U
- #define LPDDR4__REGPORT_WRITE_PARITY_PROTECTION_EN__REG DENALI_CTL_442
- #define LPDDR4__REGPORT_WRITE_PARITY_PROTECTION_EN__FLD LPDDR4__DENALI_CTL_442__REGPORT_WRITE_PARITY_PROTECTION_EN
- #define LPDDR4__DENALI_CTL_443_READ_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_443_WRITE_MASK 0x01010101U
- #define LPDDR4__DENALI_CTL_443__REGPORT_READ_PARITY_PROTECTION_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_443__REGPORT_READ_PARITY_PROTECTION_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_443__REGPORT_READ_PARITY_PROTECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_443__REGPORT_READ_PARITY_PROTECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_443__REGPORT_READ_PARITY_PROTECTION_EN_WOSET 0U
- #define LPDDR4__REGPORT_READ_PARITY_PROTECTION_EN__REG DENALI_CTL_443
- #define LPDDR4__REGPORT_READ_PARITY_PROTECTION_EN__FLD LPDDR4__DENALI_CTL_443__REGPORT_READ_PARITY_PROTECTION_EN
- #define LPDDR4__DENALI_CTL_443__PARAMREG_PARITY_PROTECTION_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_443__PARAMREG_PARITY_PROTECTION_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_443__PARAMREG_PARITY_PROTECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_443__PARAMREG_PARITY_PROTECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_443__PARAMREG_PARITY_PROTECTION_EN_WOSET 0U
- #define LPDDR4__PARAMREG_PARITY_PROTECTION_EN__REG DENALI_CTL_443
- #define LPDDR4__PARAMREG_PARITY_PROTECTION_EN__FLD LPDDR4__DENALI_CTL_443__PARAMREG_PARITY_PROTECTION_EN
- #define LPDDR4__DENALI_CTL_443__REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_443__REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_443__REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_443__REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_443__REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN_WOSET 0U
- #define LPDDR4__REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN__REG DENALI_CTL_443
- #define LPDDR4__REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN__FLD LPDDR4__DENALI_CTL_443__REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN
- #define LPDDR4__DENALI_CTL_443__REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN_MASK 0x01000000U
- #define LPDDR4__DENALI_CTL_443__REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN_SHIFT 24U
- #define LPDDR4__DENALI_CTL_443__REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_443__REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_443__REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN_WOSET 0U
- #define LPDDR4__REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN__REG DENALI_CTL_443
- #define LPDDR4__REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN__FLD LPDDR4__DENALI_CTL_443__REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN
- #define LPDDR4__DENALI_CTL_444_READ_MASK 0x00010101U
- #define LPDDR4__DENALI_CTL_444_WRITE_MASK 0x00010101U
- #define LPDDR4__DENALI_CTL_444__REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN_MASK 0x00000001U
- #define LPDDR4__DENALI_CTL_444__REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN_SHIFT 0U
- #define LPDDR4__DENALI_CTL_444__REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_444__REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_444__REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN_WOSET 0U
- #define LPDDR4__REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN__REG DENALI_CTL_444
- #define LPDDR4__REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN__FLD LPDDR4__DENALI_CTL_444__REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN
- #define LPDDR4__DENALI_CTL_444__REGPORT_READ_PARITY_PROTECTION_INJECTION_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_444__REGPORT_READ_PARITY_PROTECTION_INJECTION_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_444__REGPORT_READ_PARITY_PROTECTION_INJECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_444__REGPORT_READ_PARITY_PROTECTION_INJECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_444__REGPORT_READ_PARITY_PROTECTION_INJECTION_EN_WOSET 0U
- #define LPDDR4__REGPORT_READ_PARITY_PROTECTION_INJECTION_EN__REG DENALI_CTL_444
- #define LPDDR4__REGPORT_READ_PARITY_PROTECTION_INJECTION_EN__FLD LPDDR4__DENALI_CTL_444__REGPORT_READ_PARITY_PROTECTION_INJECTION_EN
- #define LPDDR4__DENALI_CTL_444__PARAMREG_PARITY_PROTECTION_INJECTION_EN_MASK 0x00010000U
- #define LPDDR4__DENALI_CTL_444__PARAMREG_PARITY_PROTECTION_INJECTION_EN_SHIFT 16U
- #define LPDDR4__DENALI_CTL_444__PARAMREG_PARITY_PROTECTION_INJECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_444__PARAMREG_PARITY_PROTECTION_INJECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_444__PARAMREG_PARITY_PROTECTION_INJECTION_EN_WOSET 0U
- #define LPDDR4__PARAMREG_PARITY_PROTECTION_INJECTION_EN__REG DENALI_CTL_444
- #define LPDDR4__PARAMREG_PARITY_PROTECTION_INJECTION_EN__FLD LPDDR4__DENALI_CTL_444__PARAMREG_PARITY_PROTECTION_INJECTION_EN
- #define LPDDR4__DENALI_CTL_445_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_445_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_445__MC_RESERVED60_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_445__MC_RESERVED60_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_445__MC_RESERVED60_0_WIDTH 32U
- #define LPDDR4__MC_RESERVED60_0__REG DENALI_CTL_445
- #define LPDDR4__MC_RESERVED60_0__FLD LPDDR4__DENALI_CTL_445__MC_RESERVED60_0
- #define LPDDR4__DENALI_CTL_446_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_446_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_446__MC_RESERVED60_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_446__MC_RESERVED60_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_446__MC_RESERVED60_1_WIDTH 32U
- #define LPDDR4__MC_RESERVED60_1__REG DENALI_CTL_446
- #define LPDDR4__MC_RESERVED60_1__FLD LPDDR4__DENALI_CTL_446__MC_RESERVED60_1
- #define LPDDR4__DENALI_CTL_447_READ_MASK 0x00000107U
- #define LPDDR4__DENALI_CTL_447_WRITE_MASK 0x00000107U
- #define LPDDR4__DENALI_CTL_447__MC_RESERVED60_2_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_447__MC_RESERVED60_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_447__MC_RESERVED60_2_WIDTH 3U
- #define LPDDR4__MC_RESERVED60_2__REG DENALI_CTL_447
- #define LPDDR4__MC_RESERVED60_2__FLD LPDDR4__DENALI_CTL_447__MC_RESERVED60_2
- #define LPDDR4__DENALI_CTL_447__PORT_TO_CORE_PROTECTION_EN_MASK 0x00000100U
- #define LPDDR4__DENALI_CTL_447__PORT_TO_CORE_PROTECTION_EN_SHIFT 8U
- #define LPDDR4__DENALI_CTL_447__PORT_TO_CORE_PROTECTION_EN_WIDTH 1U
- #define LPDDR4__DENALI_CTL_447__PORT_TO_CORE_PROTECTION_EN_WOCLR 0U
- #define LPDDR4__DENALI_CTL_447__PORT_TO_CORE_PROTECTION_EN_WOSET 0U
- #define LPDDR4__PORT_TO_CORE_PROTECTION_EN__REG DENALI_CTL_447
- #define LPDDR4__PORT_TO_CORE_PROTECTION_EN__FLD LPDDR4__DENALI_CTL_447__PORT_TO_CORE_PROTECTION_EN
- #define LPDDR4__DENALI_CTL_448_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_448_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_448__PORT_TO_CORE_PROTECTION_INJECTION_EN_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_448__PORT_TO_CORE_PROTECTION_INJECTION_EN_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_448__PORT_TO_CORE_PROTECTION_INJECTION_EN_0_WIDTH 32U
- #define LPDDR4__PORT_TO_CORE_PROTECTION_INJECTION_EN_0__REG DENALI_CTL_448
- #define LPDDR4__PORT_TO_CORE_PROTECTION_INJECTION_EN_0__FLD LPDDR4__DENALI_CTL_448__PORT_TO_CORE_PROTECTION_INJECTION_EN_0
- #define LPDDR4__DENALI_CTL_449_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_449_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_449__PORT_TO_CORE_PROTECTION_INJECTION_EN_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_449__PORT_TO_CORE_PROTECTION_INJECTION_EN_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_449__PORT_TO_CORE_PROTECTION_INJECTION_EN_1_WIDTH 32U
- #define LPDDR4__PORT_TO_CORE_PROTECTION_INJECTION_EN_1__REG DENALI_CTL_449
- #define LPDDR4__PORT_TO_CORE_PROTECTION_INJECTION_EN_1__FLD LPDDR4__DENALI_CTL_449__PORT_TO_CORE_PROTECTION_INJECTION_EN_1
- #define LPDDR4__DENALI_CTL_450_READ_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_450_WRITE_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_450__PORT_TO_CORE_PROTECTION_INJECTION_EN_2_MASK 0x00000007U
- #define LPDDR4__DENALI_CTL_450__PORT_TO_CORE_PROTECTION_INJECTION_EN_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_450__PORT_TO_CORE_PROTECTION_INJECTION_EN_2_WIDTH 3U
- #define LPDDR4__PORT_TO_CORE_PROTECTION_INJECTION_EN_2__REG DENALI_CTL_450
- #define LPDDR4__PORT_TO_CORE_PROTECTION_INJECTION_EN_2__FLD LPDDR4__DENALI_CTL_450__PORT_TO_CORE_PROTECTION_INJECTION_EN_2
- #define LPDDR4__DENALI_CTL_451_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_451_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_451__MC_RESERVED61_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_451__MC_RESERVED61_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_451__MC_RESERVED61_0_WIDTH 32U
- #define LPDDR4__MC_RESERVED61_0__REG DENALI_CTL_451
- #define LPDDR4__MC_RESERVED61_0__FLD LPDDR4__DENALI_CTL_451__MC_RESERVED61_0
- #define LPDDR4__DENALI_CTL_452_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_452_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_452__MC_RESERVED61_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_452__MC_RESERVED61_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_452__MC_RESERVED61_1_WIDTH 32U
- #define LPDDR4__MC_RESERVED61_1__REG DENALI_CTL_452
- #define LPDDR4__MC_RESERVED61_1__FLD LPDDR4__DENALI_CTL_452__MC_RESERVED61_1
- #define LPDDR4__DENALI_CTL_453_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_453_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_453__MC_RESERVED61_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_453__MC_RESERVED61_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_453__MC_RESERVED61_2_WIDTH 32U
- #define LPDDR4__MC_RESERVED61_2__REG DENALI_CTL_453
- #define LPDDR4__MC_RESERVED61_2__FLD LPDDR4__DENALI_CTL_453__MC_RESERVED61_2
- #define LPDDR4__DENALI_CTL_454_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_454_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_454__MC_RESERVED61_3_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_454__MC_RESERVED61_3_SHIFT 0U
- #define LPDDR4__DENALI_CTL_454__MC_RESERVED61_3_WIDTH 4U
- #define LPDDR4__MC_RESERVED61_3__REG DENALI_CTL_454
- #define LPDDR4__MC_RESERVED61_3__FLD LPDDR4__DENALI_CTL_454__MC_RESERVED61_3
- #define LPDDR4__DENALI_CTL_455_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_455_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_455__PORT_TO_CORE_LR_ERR_INJ_EN_0_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_455__PORT_TO_CORE_LR_ERR_INJ_EN_0_SHIFT 0U
- #define LPDDR4__DENALI_CTL_455__PORT_TO_CORE_LR_ERR_INJ_EN_0_WIDTH 32U
- #define LPDDR4__PORT_TO_CORE_LR_ERR_INJ_EN_0__REG DENALI_CTL_455
- #define LPDDR4__PORT_TO_CORE_LR_ERR_INJ_EN_0__FLD LPDDR4__DENALI_CTL_455__PORT_TO_CORE_LR_ERR_INJ_EN_0
- #define LPDDR4__DENALI_CTL_456_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_456_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_456__PORT_TO_CORE_LR_ERR_INJ_EN_1_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_456__PORT_TO_CORE_LR_ERR_INJ_EN_1_SHIFT 0U
- #define LPDDR4__DENALI_CTL_456__PORT_TO_CORE_LR_ERR_INJ_EN_1_WIDTH 32U
- #define LPDDR4__PORT_TO_CORE_LR_ERR_INJ_EN_1__REG DENALI_CTL_456
- #define LPDDR4__PORT_TO_CORE_LR_ERR_INJ_EN_1__FLD LPDDR4__DENALI_CTL_456__PORT_TO_CORE_LR_ERR_INJ_EN_1
- #define LPDDR4__DENALI_CTL_457_READ_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_457_WRITE_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_457__PORT_TO_CORE_LR_ERR_INJ_EN_2_MASK 0xFFFFFFFFU
- #define LPDDR4__DENALI_CTL_457__PORT_TO_CORE_LR_ERR_INJ_EN_2_SHIFT 0U
- #define LPDDR4__DENALI_CTL_457__PORT_TO_CORE_LR_ERR_INJ_EN_2_WIDTH 32U
- #define LPDDR4__PORT_TO_CORE_LR_ERR_INJ_EN_2__REG DENALI_CTL_457
- #define LPDDR4__PORT_TO_CORE_LR_ERR_INJ_EN_2__FLD LPDDR4__DENALI_CTL_457__PORT_TO_CORE_LR_ERR_INJ_EN_2
- #define LPDDR4__DENALI_CTL_458_READ_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_458_WRITE_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_458__PORT_TO_CORE_LR_ERR_INJ_EN_3_MASK 0x0000000FU
- #define LPDDR4__DENALI_CTL_458__PORT_TO_CORE_LR_ERR_INJ_EN_3_SHIFT 0U
- #define LPDDR4__DENALI_CTL_458__PORT_TO_CORE_LR_ERR_INJ_EN_3_WIDTH 4U
- #define LPDDR4__PORT_TO_CORE_LR_ERR_INJ_EN_3__REG DENALI_CTL_458
- #define LPDDR4__PORT_TO_CORE_LR_ERR_INJ_EN_3__FLD LPDDR4__DENALI_CTL_458__PORT_TO_CORE_LR_ERR_INJ_EN_3
- #endif /* REG_LPDDR4_DDR_CONTROLLER_MACROS_H_ */
|