pcie_layerscape_fixup_common.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2019-2020 NXP
  4. *
  5. * PCIe DT fixup for NXP Layerscape SoCs
  6. * Author: Wasim Khan <wasim.khan@nxp.com>
  7. *
  8. */
  9. #include <common.h>
  10. #include <init.h>
  11. #include <asm/arch/clock.h>
  12. #include <asm/arch/soc.h>
  13. #include "pcie_layerscape_fixup_common.h"
  14. void ft_pci_setup(void *blob, struct bd_info *bd)
  15. {
  16. #if defined(CONFIG_PCIE_LAYERSCAPE_GEN4)
  17. uint svr;
  18. svr = SVR_SOC_VER(get_svr());
  19. if (svr == SVR_LX2160A && IS_SVR_REV(get_svr(), 1, 0))
  20. ft_pci_setup_ls_gen4(blob, bd);
  21. else
  22. #endif /* CONFIG_PCIE_LAYERSCAPE_GEN4 */
  23. ft_pci_setup_ls(blob, bd);
  24. }
  25. #if defined(CONFIG_FSL_LAYERSCAPE)
  26. int lx2_board_fix_fdt(void *fdt)
  27. {
  28. char *reg_name, *old_str, *new_str;
  29. const char *reg_names;
  30. int names_len, old_str_len, new_str_len, remaining_str_len;
  31. struct str_map {
  32. char *old_str;
  33. char *new_str;
  34. } reg_names_map[] = {
  35. { "csr_axi_slave", "regs" },
  36. { "config_axi_slave", "config" }
  37. };
  38. int off = -1, i;
  39. const fdt32_t *prop;
  40. u32 ob_wins, ib_wins;
  41. off = fdt_node_offset_by_compatible(fdt, -1, "fsl,lx2160a-pcie");
  42. while (off != -FDT_ERR_NOTFOUND) {
  43. fdt_setprop(fdt, off, "compatible", "fsl,ls2088a-pcie",
  44. strlen("fsl,ls2088a-pcie") + 1);
  45. reg_names = fdt_getprop(fdt, off, "reg-names", &names_len);
  46. if (!reg_names)
  47. continue;
  48. reg_name = (char *)reg_names;
  49. remaining_str_len = names_len - (reg_name - reg_names);
  50. i = 0;
  51. while ((i < ARRAY_SIZE(reg_names_map)) && remaining_str_len) {
  52. old_str = reg_names_map[i].old_str;
  53. new_str = reg_names_map[i].new_str;
  54. old_str_len = strlen(old_str);
  55. new_str_len = strlen(new_str);
  56. if (memcmp(reg_name, old_str, old_str_len) == 0) {
  57. /* first only leave required bytes for new_str
  58. * and copy rest of the string after it
  59. */
  60. memcpy(reg_name + new_str_len,
  61. reg_name + old_str_len,
  62. remaining_str_len - old_str_len);
  63. /* Now copy new_str */
  64. memcpy(reg_name, new_str, new_str_len);
  65. names_len -= old_str_len;
  66. names_len += new_str_len;
  67. i++;
  68. }
  69. reg_name = memchr(reg_name, '\0', remaining_str_len);
  70. if (!reg_name)
  71. break;
  72. reg_name += 1;
  73. remaining_str_len = names_len - (reg_name - reg_names);
  74. }
  75. fdt_setprop(fdt, off, "reg-names", reg_names, names_len);
  76. fdt_delprop(fdt, off, "apio-wins");
  77. fdt_delprop(fdt, off, "ppio-wins");
  78. off = fdt_node_offset_by_compatible(fdt, off,
  79. "fsl,lx2160a-pcie");
  80. }
  81. /* Fixup PCIe EP nodes */
  82. off = -1;
  83. off = fdt_node_offset_by_compatible(fdt, off, "fsl,lx2160a-pcie-ep");
  84. while (off != -FDT_ERR_NOTFOUND) {
  85. fdt_setprop_string(fdt, off, "compatible",
  86. "fsl,lx2160ar2-pcie-ep");
  87. prop = fdt_getprop(fdt, off, "apio-wins", NULL);
  88. if (!prop) {
  89. printf("%s: Failed to fixup PCIe EP node @0x%x\n",
  90. __func__, off);
  91. off = fdt_node_offset_by_compatible(fdt, off,
  92. "fsl,lx2160a-pcie-ep");
  93. continue;
  94. }
  95. ob_wins = fdt32_to_cpu(*prop);
  96. ib_wins = (ob_wins == 256) ? 24 : 8;
  97. fdt_setprop_u32(fdt, off, "num-ib-windows", ib_wins);
  98. fdt_setprop_u32(fdt, off, "num-ob-windows", ob_wins);
  99. fdt_delprop(fdt, off, "apio-wins");
  100. off = fdt_node_offset_by_compatible(fdt, off,
  101. "fsl,lx2160a-pcie-ep");
  102. }
  103. return 0;
  104. }
  105. int pcie_board_fix_fdt(void *fdt)
  106. {
  107. uint svr;
  108. svr = SVR_SOC_VER(get_svr());
  109. if ((svr == SVR_LX2160A || svr == SVR_LX2162A ||
  110. svr == SVR_LX2120A || svr == SVR_LX2080A ||
  111. svr == SVR_LX2122A || svr == SVR_LX2082A) &&
  112. IS_SVR_REV(get_svr(), 2, 0))
  113. return lx2_board_fix_fdt(fdt);
  114. return 0;
  115. }
  116. #if defined(CONFIG_ARCH_LX2160A) || defined(CONFIG_ARCH_LX2162A)
  117. /* returns the next available streamid for pcie, -errno if failed */
  118. int pcie_next_streamid(int currentid, int idx)
  119. {
  120. if (currentid > FSL_PEX_STREAM_ID_END)
  121. return -EINVAL;
  122. return currentid | ((idx + 1) << 11);
  123. }
  124. #else
  125. /* returns the next available streamid for pcie, -errno if failed */
  126. int pcie_next_streamid(int currentid, int idx)
  127. {
  128. static int next_stream_id = FSL_PEX_STREAM_ID_START;
  129. if (next_stream_id > FSL_PEX_STREAM_ID_END)
  130. return -EINVAL;
  131. return next_stream_id++;
  132. }
  133. #endif
  134. #endif /* CONFIG_FSL_LAYERSCAPE */