pci_sh7780.c 2.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * SH7780 PCI Controller (PCIC) for U-Boot.
  4. * (C) Dustin McIntire (dustin@sensoria.com)
  5. * (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
  6. * (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
  7. */
  8. #include <common.h>
  9. #include <linux/delay.h>
  10. #include <pci.h>
  11. #include <asm/processor.h>
  12. #include <asm/pci.h>
  13. #include <asm/io.h>
  14. #define SH7780_VENDOR_ID 0x1912
  15. #define SH7780_DEVICE_ID 0x0002
  16. #define SH7780_PCICR_PREFIX 0xA5000000
  17. #define SH7780_PCICR_PFCS 0x00000800
  18. #define SH7780_PCICR_FTO 0x00000400
  19. #define SH7780_PCICR_PFE 0x00000200
  20. #define SH7780_PCICR_TBS 0x00000100
  21. #define SH7780_PCICR_ARBM 0x00000040
  22. #define SH7780_PCICR_IOCS 0x00000004
  23. #define SH7780_PCICR_PRST 0x00000002
  24. #define SH7780_PCICR_CFIN 0x00000001
  25. #define p4_in(addr) (*(vu_long *)addr)
  26. #define p4_out(data, addr) (*(vu_long *)addr) = (data)
  27. #define p4_inw(addr) (*(vu_short *)addr)
  28. #define p4_outw(data, addr) (*(vu_short *)addr) = (data)
  29. int pci_sh4_read_config_dword(struct pci_controller *hose,
  30. pci_dev_t dev, int offset, u32 *value)
  31. {
  32. u32 par_data = 0x80000000 | dev;
  33. p4_out(par_data | (offset & 0xfc), SH7780_PCIPAR);
  34. *value = p4_in(SH7780_PCIPDR);
  35. return 0;
  36. }
  37. int pci_sh4_write_config_dword(struct pci_controller *hose,
  38. pci_dev_t dev, int offset, u32 value)
  39. {
  40. u32 par_data = 0x80000000 | dev;
  41. p4_out(par_data | (offset & 0xfc), SH7780_PCIPAR);
  42. p4_out(value, SH7780_PCIPDR);
  43. return 0;
  44. }
  45. int pci_sh7780_init(struct pci_controller *hose)
  46. {
  47. p4_out(0x01, SH7780_PCIECR);
  48. if (p4_inw(SH7780_PCIVID) != SH7780_VENDOR_ID
  49. && p4_inw(SH7780_PCIDID) != SH7780_DEVICE_ID) {
  50. printf("PCI: Unknown PCI host bridge.\n");
  51. return -1;
  52. }
  53. printf("PCI: SH7780 PCI host bridge found.\n");
  54. /* Toggle PCI reset pin */
  55. p4_out((SH7780_PCICR_PREFIX | SH7780_PCICR_PRST), SH7780_PCICR);
  56. udelay(100000);
  57. p4_out(SH7780_PCICR_PREFIX, SH7780_PCICR);
  58. p4_outw(0x0047, SH7780_PCICMD);
  59. p4_out(CONFIG_SH7780_PCI_LSR, SH7780_PCILSR0);
  60. p4_out(CONFIG_SH7780_PCI_LAR, SH7780_PCILAR0);
  61. p4_out(0x00000000, SH7780_PCILSR1);
  62. p4_out(0, SH7780_PCILAR1);
  63. p4_out(CONFIG_SH7780_PCI_BAR, SH7780_PCIMBAR0);
  64. p4_out(0x00000000, SH7780_PCIMBAR1);
  65. p4_out(0xFD000000, SH7780_PCIMBR0);
  66. p4_out(0x00FC0000, SH7780_PCIMBMR0);
  67. /* if use Operand Cache then enable PCICSCR Soonp bits. */
  68. p4_out(0x08000000, SH7780_PCICSAR0);
  69. p4_out(0x0000001B, SH7780_PCICSCR0); /* Snoop bit :On */
  70. p4_out((SH7780_PCICR_PREFIX | SH7780_PCICR_CFIN | SH7780_PCICR_ARBM
  71. | SH7780_PCICR_FTO | SH7780_PCICR_PFCS | SH7780_PCICR_PFE),
  72. SH7780_PCICR);
  73. pci_sh4_init(hose);
  74. return 0;
  75. }