t1040.c 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2013 Freescale Semiconductor, Inc.
  4. */
  5. #include <common.h>
  6. #include <phy.h>
  7. #include <fm_eth.h>
  8. #include <asm/io.h>
  9. #include <asm/immap_85xx.h>
  10. #include <asm/fsl_serdes.h>
  11. phy_interface_t fman_port_enet_if(enum fm_port port)
  12. {
  13. ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
  14. u32 rcwsr13 = in_be32(&gur->rcwsr[13]);
  15. /* handle RGMII first */
  16. if ((port == FM1_DTSEC2) &&
  17. ((rcwsr13 & FSL_CORENET_RCWSR13_MAC2_GMII_SEL) ==
  18. FSL_CORENET_RCWSR13_MAC2_GMII_SEL_ENET_PORT)) {
  19. if ((rcwsr13 & FSL_CORENET_RCWSR13_EC1) ==
  20. FSL_CORENET_RCWSR13_EC1_FM1_DTSEC4_RGMII)
  21. return PHY_INTERFACE_MODE_RGMII;
  22. else if ((rcwsr13 & FSL_CORENET_RCWSR13_EC1) ==
  23. FSL_CORENET_RCWSR13_EC1_FM1_DTSEC4_MII)
  24. return PHY_INTERFACE_MODE_MII;
  25. }
  26. if ((port == FM1_DTSEC4) &&
  27. ((rcwsr13 & FSL_CORENET_RCWSR13_MAC2_GMII_SEL) ==
  28. FSL_CORENET_RCWSR13_MAC2_GMII_SEL_L2_SWITCH)) {
  29. if ((rcwsr13 & FSL_CORENET_RCWSR13_EC1) ==
  30. FSL_CORENET_RCWSR13_EC1_FM1_DTSEC4_RGMII)
  31. return PHY_INTERFACE_MODE_RGMII;
  32. else if ((rcwsr13 & FSL_CORENET_RCWSR13_EC1) ==
  33. FSL_CORENET_RCWSR13_EC1_FM1_DTSEC4_MII)
  34. return PHY_INTERFACE_MODE_MII;
  35. }
  36. if (port == FM1_DTSEC5) {
  37. if ((rcwsr13 & FSL_CORENET_RCWSR13_EC2) ==
  38. FSL_CORENET_RCWSR13_EC2_FM1_DTSEC5_RGMII)
  39. return PHY_INTERFACE_MODE_RGMII;
  40. }
  41. switch (port) {
  42. case FM1_DTSEC1:
  43. case FM1_DTSEC2:
  44. if (is_serdes_configured(QSGMII_SW1_A + port - FM1_DTSEC1) ||
  45. is_serdes_configured(SGMII_SW1_MAC1 + port - FM1_DTSEC1))
  46. return PHY_INTERFACE_MODE_QSGMII;
  47. case FM1_DTSEC3:
  48. case FM1_DTSEC4:
  49. case FM1_DTSEC5:
  50. if (is_serdes_configured(SGMII_FM1_DTSEC1 + port - FM1_DTSEC1))
  51. return PHY_INTERFACE_MODE_SGMII;
  52. break;
  53. default:
  54. return PHY_INTERFACE_MODE_NONE;
  55. }
  56. return PHY_INTERFACE_MODE_NONE;
  57. }