mv_sdhci.c 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Marvell SD Host Controller Interface
  4. */
  5. #include <common.h>
  6. #include <dm.h>
  7. #include <malloc.h>
  8. #include <sdhci.h>
  9. #include <linux/mbus.h>
  10. #define MVSDH_NAME "mv_sdh"
  11. #define SDHCI_WINDOW_CTRL(win) (0x4080 + ((win) << 4))
  12. #define SDHCI_WINDOW_BASE(win) (0x4084 + ((win) << 4))
  13. static void sdhci_mvebu_mbus_config(void __iomem *base)
  14. {
  15. const struct mbus_dram_target_info *dram;
  16. int i;
  17. dram = mvebu_mbus_dram_info();
  18. for (i = 0; i < 4; i++) {
  19. writel(0, base + SDHCI_WINDOW_CTRL(i));
  20. writel(0, base + SDHCI_WINDOW_BASE(i));
  21. }
  22. for (i = 0; i < dram->num_cs; i++) {
  23. const struct mbus_dram_window *cs = dram->cs + i;
  24. /* Write size, attributes and target id to control register */
  25. writel(((cs->size - 1) & 0xffff0000) | (cs->mbus_attr << 8) |
  26. (dram->mbus_dram_target_id << 4) | 1,
  27. base + SDHCI_WINDOW_CTRL(i));
  28. /* Write base address to base register */
  29. writel(cs->base, base + SDHCI_WINDOW_BASE(i));
  30. }
  31. }
  32. #ifndef CONFIG_DM_MMC
  33. #ifdef CONFIG_MMC_SDHCI_IO_ACCESSORS
  34. static struct sdhci_ops mv_ops;
  35. #if defined(CONFIG_SHEEVA_88SV331xV5)
  36. #define SD_CE_ATA_2 0xEA
  37. #define MMC_CARD 0x1000
  38. #define MMC_WIDTH 0x0100
  39. static inline void mv_sdhci_writeb(struct sdhci_host *host, u8 val, int reg)
  40. {
  41. struct mmc *mmc = host->mmc;
  42. u32 ata = (unsigned long)host->ioaddr + SD_CE_ATA_2;
  43. if (!IS_SD(mmc) && reg == SDHCI_HOST_CONTROL) {
  44. if (mmc->bus_width == 8)
  45. writew(readw(ata) | (MMC_CARD | MMC_WIDTH), ata);
  46. else
  47. writew(readw(ata) & ~(MMC_CARD | MMC_WIDTH), ata);
  48. }
  49. writeb(val, host->ioaddr + reg);
  50. }
  51. #else
  52. #define mv_sdhci_writeb NULL
  53. #endif /* CONFIG_SHEEVA_88SV331xV5 */
  54. #endif /* CONFIG_MMC_SDHCI_IO_ACCESSORS */
  55. int mv_sdh_init(unsigned long regbase, u32 max_clk, u32 min_clk, u32 quirks)
  56. {
  57. struct sdhci_host *host = NULL;
  58. host = calloc(1, sizeof(*host));
  59. if (!host) {
  60. printf("sdh_host malloc fail!\n");
  61. return -ENOMEM;
  62. }
  63. host->name = MVSDH_NAME;
  64. host->ioaddr = (void *)regbase;
  65. host->quirks = quirks;
  66. host->max_clk = max_clk;
  67. #ifdef CONFIG_MMC_SDHCI_IO_ACCESSORS
  68. memset(&mv_ops, 0, sizeof(struct sdhci_ops));
  69. mv_ops.write_b = mv_sdhci_writeb;
  70. host->ops = &mv_ops;
  71. #endif
  72. if (CONFIG_IS_ENABLED(ARCH_MVEBU)) {
  73. /* Configure SDHCI MBUS mbus bridge windows */
  74. sdhci_mvebu_mbus_config((void __iomem *)regbase);
  75. }
  76. return add_sdhci(host, 0, min_clk);
  77. }
  78. #else
  79. DECLARE_GLOBAL_DATA_PTR;
  80. struct mv_sdhci_plat {
  81. struct mmc_config cfg;
  82. struct mmc mmc;
  83. };
  84. static int mv_sdhci_probe(struct udevice *dev)
  85. {
  86. struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);
  87. struct mv_sdhci_plat *plat = dev_get_platdata(dev);
  88. struct sdhci_host *host = dev_get_priv(dev);
  89. int ret;
  90. host->name = MVSDH_NAME;
  91. host->ioaddr = dev_read_addr_ptr(dev);
  92. host->quirks = SDHCI_QUIRK_32BIT_DMA_ADDR | SDHCI_QUIRK_WAIT_SEND_CMD;
  93. host->mmc = &plat->mmc;
  94. host->mmc->dev = dev;
  95. host->mmc->priv = host;
  96. ret = sdhci_setup_cfg(&plat->cfg, host, 0, 0);
  97. if (ret)
  98. return ret;
  99. if (CONFIG_IS_ENABLED(ARCH_MVEBU)) {
  100. /* Configure SDHCI MBUS mbus bridge windows */
  101. sdhci_mvebu_mbus_config(host->ioaddr);
  102. }
  103. upriv->mmc = host->mmc;
  104. return sdhci_probe(dev);
  105. }
  106. static int mv_sdhci_bind(struct udevice *dev)
  107. {
  108. struct mv_sdhci_plat *plat = dev_get_platdata(dev);
  109. return sdhci_bind(dev, &plat->mmc, &plat->cfg);
  110. }
  111. static const struct udevice_id mv_sdhci_ids[] = {
  112. { .compatible = "marvell,armada-380-sdhci" },
  113. { }
  114. };
  115. U_BOOT_DRIVER(mv_sdhci_drv) = {
  116. .name = MVSDH_NAME,
  117. .id = UCLASS_MMC,
  118. .of_match = mv_sdhci_ids,
  119. .bind = mv_sdhci_bind,
  120. .probe = mv_sdhci_probe,
  121. .ops = &sdhci_ops,
  122. .priv_auto_alloc_size = sizeof(struct sdhci_host),
  123. .platdata_auto_alloc_size = sizeof(struct mv_sdhci_plat),
  124. };
  125. #endif /* CONFIG_DM_MMC */