123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright (C) 2018 Amarula Solutions.
- * Author: Jagan Teki <jagan@amarulasolutions.com>
- */
- #include <common.h>
- #include <clk-uclass.h>
- #include <dm.h>
- #include <errno.h>
- #include <asm/arch/ccu.h>
- #include <dt-bindings/clock/sun9i-a80-ccu.h>
- #include <dt-bindings/reset/sun9i-a80-ccu.h>
- #include <linux/bitops.h>
- static const struct ccu_clk_gate a80_gates[] = {
- [CLK_SPI0] = GATE(0x430, BIT(31)),
- [CLK_SPI1] = GATE(0x434, BIT(31)),
- [CLK_SPI2] = GATE(0x438, BIT(31)),
- [CLK_SPI3] = GATE(0x43c, BIT(31)),
- [CLK_BUS_MMC] = GATE(0x580, BIT(8)),
- [CLK_BUS_SPI0] = GATE(0x580, BIT(20)),
- [CLK_BUS_SPI1] = GATE(0x580, BIT(21)),
- [CLK_BUS_SPI2] = GATE(0x580, BIT(22)),
- [CLK_BUS_SPI3] = GATE(0x580, BIT(23)),
- [CLK_BUS_UART0] = GATE(0x594, BIT(16)),
- [CLK_BUS_UART1] = GATE(0x594, BIT(17)),
- [CLK_BUS_UART2] = GATE(0x594, BIT(18)),
- [CLK_BUS_UART3] = GATE(0x594, BIT(19)),
- [CLK_BUS_UART4] = GATE(0x594, BIT(20)),
- [CLK_BUS_UART5] = GATE(0x594, BIT(21)),
- };
- static const struct ccu_reset a80_resets[] = {
- [RST_BUS_MMC] = RESET(0x5a0, BIT(8)),
- [RST_BUS_SPI0] = RESET(0x5a0, BIT(20)),
- [RST_BUS_SPI1] = RESET(0x5a0, BIT(21)),
- [RST_BUS_SPI2] = RESET(0x5a0, BIT(22)),
- [RST_BUS_SPI3] = RESET(0x5a0, BIT(23)),
- [RST_BUS_UART0] = RESET(0x5b4, BIT(16)),
- [RST_BUS_UART1] = RESET(0x5b4, BIT(17)),
- [RST_BUS_UART2] = RESET(0x5b4, BIT(18)),
- [RST_BUS_UART3] = RESET(0x5b4, BIT(19)),
- [RST_BUS_UART4] = RESET(0x5b4, BIT(20)),
- [RST_BUS_UART5] = RESET(0x5b4, BIT(21)),
- };
- static const struct ccu_clk_gate a80_mmc_gates[] = {
- [0] = GATE(0x0, BIT(16)),
- [1] = GATE(0x4, BIT(16)),
- [2] = GATE(0x8, BIT(16)),
- [3] = GATE(0xc, BIT(16)),
- };
- static const struct ccu_reset a80_mmc_resets[] = {
- [0] = GATE(0x0, BIT(18)),
- [1] = GATE(0x4, BIT(18)),
- [2] = GATE(0x8, BIT(18)),
- [3] = GATE(0xc, BIT(18)),
- };
- static const struct ccu_desc a80_ccu_desc = {
- .gates = a80_gates,
- .resets = a80_resets,
- };
- static const struct ccu_desc a80_mmc_clk_desc = {
- .gates = a80_mmc_gates,
- .resets = a80_mmc_resets,
- };
- static int a80_clk_bind(struct udevice *dev)
- {
- ulong count = ARRAY_SIZE(a80_resets);
- if (device_is_compatible(dev, "allwinner,sun9i-a80-mmc-config-clk"))
- count = ARRAY_SIZE(a80_mmc_resets);
- return sunxi_reset_bind(dev, count);
- }
- static const struct udevice_id a80_ccu_ids[] = {
- { .compatible = "allwinner,sun9i-a80-ccu",
- .data = (ulong)&a80_ccu_desc },
- { .compatible = "allwinner,sun9i-a80-mmc-config-clk",
- .data = (ulong)&a80_mmc_clk_desc },
- { }
- };
- U_BOOT_DRIVER(clk_sun9i_a80) = {
- .name = "sun9i_a80_ccu",
- .id = UCLASS_CLK,
- .of_match = a80_ccu_ids,
- .priv_auto_alloc_size = sizeof(struct ccu_priv),
- .ops = &sunxi_clk_ops,
- .probe = sunxi_clk_probe,
- .bind = a80_clk_bind,
- };
|