README.boston 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758
  1. MIPS Boston Development Board
  2. ---------
  3. About
  4. ---------
  5. The MIPS Boston development board is built around an FPGA & 3 PCIe controllers,
  6. one of which is connected to an Intel EG20T Platform Controller Hub which
  7. provides most connectivity to the board. It is used during the development &
  8. testing of both new CPUs and the software support for them. It is essentially
  9. the successor of the older MIPS Malta board.
  10. --------
  11. QEMU
  12. --------
  13. U-Boot can be run on a currently out-of-tree branch of QEMU with support for
  14. the Boston board added. This QEMU code can currently be found in the "boston"
  15. branch of git://git.linux-mips.org/pub/scm/paul/qemu.git and used like so:
  16. $ git clone git://git.linux-mips.org/pub/scm/paul/qemu.git -b boston
  17. $ cd qemu
  18. $ ./configure --target-list=mips64el-softmmu
  19. $ make
  20. $ ./mips64el-softmmu/qemu-system-mips64el -M boston -m 2G \
  21. -bios u-boot.bin -serial stdio
  22. Please note that QEMU will default to emulating the I6400 CPU which implements
  23. the MIPS64r6 ISA, and at the time of writing doesn't implement any earlier CPUs
  24. with support for the CPS features the Boston board relies upon. You will
  25. therefore need to configure U-Boot to build for MIPSr6 in order to obtain a
  26. binary that will work in QEMU.
  27. -------------
  28. Toolchain
  29. -------------
  30. If building for MIPSr6 then you will need a toolchain including GCC 5.x or
  31. newer, or the Codescape toolchain available for download from Imagination
  32. Technologies:
  33. http://codescape-mips-sdk.imgtec.com/components/toolchain/2015.06-05/
  34. The "IMG GNU Linux Toolchain" is capable of building for all current MIPS ISAs,
  35. architecture revisions & both endiannesses.
  36. --------
  37. TODO
  38. --------
  39. - AHCI support
  40. - CPU driver
  41. - Exception handling (+UHI?)
  42. - Flash support
  43. - IOCU support
  44. - L2 cache support
  45. - More general LCD display driver
  46. - Multi-arch-variant multi-endian fat binary