kwbimage.cfg 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150
  1. # SPDX-License-Identifier: GPL-2.0+
  2. #
  3. # (C) Copyright 2009
  4. # Marvell Semiconductor <www.marvell.com>
  5. # Written-by: Prafulla Wadaskar <prafulla@marvell.com>
  6. # Refer doc/README.kwbimage for more details about how-to configure
  7. # and create kirkwood boot image
  8. #
  9. # Boot Media configurations
  10. BOOT_FROM nand
  11. NAND_ECC_MODE default
  12. NAND_PAGE_SIZE 0x0800
  13. # SOC registers configuration using bootrom header extension
  14. # Maximum KWBIMAGE_MAX_CONFIG configurations allowed
  15. # Configure RGMII-0 interface pad voltage to 1.8V
  16. DATA 0xFFD100e0 0x1b1b1b9b
  17. #Dram initalization for SINGLE x16 CL=5 @ 400MHz
  18. DATA 0xFFD01400 0x43000c30 # DDR Configuration register
  19. # bit13-0: 0xc30 (3120 DDR2 clks refresh rate)
  20. # bit23-14: zero
  21. # bit24: 1= enable exit self refresh mode on DDR access
  22. # bit25: 1 required
  23. # bit29-26: zero
  24. # bit31-30: 01
  25. DATA 0xFFD01404 0x37543000 # DDR Controller Control Low
  26. # bit 4: 0=addr/cmd in smame cycle
  27. # bit 5: 0=clk is driven during self refresh, we don't care for APX
  28. # bit 6: 0=use recommended falling edge of clk for addr/cmd
  29. # bit14: 0=input buffer always powered up
  30. # bit18: 1=cpu lock transaction enabled
  31. # bit23-20: 5=recommended value for CL=5 and STARTBURST_DEL disabled bit31=0
  32. # bit27-24: 7= CL+2, STARTBURST sample stages, for freqs 400MHz, unbuffered DIMM
  33. # bit30-28: 3 required
  34. # bit31: 0=no additional STARTBURST delay
  35. DATA 0xFFD01408 0x22125451 # DDR Timing (Low) (active cycles value +1)
  36. # bit3-0: TRAS lsbs
  37. # bit7-4: TRCD
  38. # bit11- 8: TRP
  39. # bit15-12: TWR
  40. # bit19-16: TWTR
  41. # bit20: TRAS msb
  42. # bit23-21: 0x0
  43. # bit27-24: TRRD
  44. # bit31-28: TRTP
  45. DATA 0xFFD0140C 0x00000a33 # DDR Timing (High)
  46. # bit6-0: TRFC
  47. # bit8-7: TR2R
  48. # bit10-9: TR2W
  49. # bit12-11: TW2W
  50. # bit31-13: zero required
  51. DATA 0xFFD01410 0x000000cc # DDR Address Control
  52. # bit1-0: 00, Cs0width=x8
  53. # bit3-2: 11, Cs0size=1Gb
  54. # bit5-4: 00, Cs1width=x8
  55. # bit7-6: 11, Cs1size=1Gb
  56. # bit9-8: 00, Cs2width=nonexistent
  57. # bit11-10: 00, Cs2size =nonexistent
  58. # bit13-12: 00, Cs3width=nonexistent
  59. # bit15-14: 00, Cs3size =nonexistent
  60. # bit16: 0, Cs0AddrSel
  61. # bit17: 0, Cs1AddrSel
  62. # bit18: 0, Cs2AddrSel
  63. # bit19: 0, Cs3AddrSel
  64. # bit31-20: 0 required
  65. DATA 0xFFD01414 0x00000000 # DDR Open Pages Control
  66. # bit0: 0, OpenPage enabled
  67. # bit31-1: 0 required
  68. DATA 0xFFD01418 0x00000000 # DDR Operation
  69. # bit3-0: 0x0, DDR cmd
  70. # bit31-4: 0 required
  71. DATA 0xFFD0141C 0x00000C52 # DDR Mode
  72. # bit2-0: 2, BurstLen=2 required
  73. # bit3: 0, BurstType=0 required
  74. # bit6-4: 4, CL=5
  75. # bit7: 0, TestMode=0 normal
  76. # bit8: 0, DLL reset=0 normal
  77. # bit11-9: 6, auto-precharge write recovery ????????????
  78. # bit12: 0, PD must be zero
  79. # bit31-13: 0 required
  80. DATA 0xFFD01420 0x00000042 # DDR Extended Mode
  81. # bit0: 0, DDR DLL enabled
  82. # bit1: 1, DDR drive strength reduced
  83. # bit2: 0, DDR ODT control lsd (disabled)
  84. # bit5-3: 000, required
  85. # bit6: 1, DDR ODT control msb, (disabled)
  86. # bit9-7: 000, required
  87. # bit10: 0, differential DQS enabled
  88. # bit11: 0, required
  89. # bit12: 0, DDR output buffer enabled
  90. # bit31-13: 0 required
  91. DATA 0xFFD01424 0x0000F17F # DDR Controller Control High
  92. # bit2-0: 111, required
  93. # bit3 : 1 , MBUS Burst Chop disabled
  94. # bit6-4: 111, required
  95. # bit7 : 0
  96. # bit8 : 1 , add writepath sample stage, must be 1 for DDR freq >= 300MHz
  97. # bit9 : 0 , no half clock cycle addition to dataout
  98. # bit10 : 0 , 1/4 clock cycle skew enabled for addr/ctl signals
  99. # bit11 : 0 , 1/4 clock cycle skew disabled for write mesh
  100. # bit15-12: 1111 required
  101. # bit31-16: 0 required
  102. DATA 0xFFD01428 0x00085520 # DDR2 ODT Read Timing (default values)
  103. DATA 0xFFD0147C 0x00008552 # DDR2 ODT Write Timing (default values)
  104. DATA 0xFFD01500 0x00000000 # CS[0]n Base address to 0x0
  105. DATA 0xFFD01504 0x0FFFFFF1 # CS[0]n Size
  106. # bit0: 1, Window enabled
  107. # bit1: 0, Write Protect disabled
  108. # bit3-2: 00, CS0 hit selected
  109. # bit23-4: ones, required
  110. # bit31-24: 0x0F, Size (i.e. 256MB)
  111. DATA 0xFFD01508 0x10000000 # CS[1]n Base address to 256Mb
  112. DATA 0xFFD0150C 0x0FFFFFF5 # CS[1]n Size 256Mb Window enabled for CS1
  113. DATA 0xFFD01514 0x00000000 # CS[2]n Size, window disabled
  114. DATA 0xFFD0151C 0x00000000 # CS[3]n Size, window disabled
  115. DATA 0xFFD01494 0x00120012 # DDR ODT Control (Low)
  116. # bit3-0: 0010, (read) M_ODT[0] is asserted during read from DRAM CS1
  117. # bit7-4: 0001, (read) M_ODT[1] is asserted during read from DRAM CS0
  118. # bit19-16: 0010, (write) M_ODT[0] is asserted during write to DRAM CS1.
  119. # bit23-20: 0001, (write) M_ODT[1] is asserted during write to DRAM CS0.
  120. DATA 0xFFD01498 0x00000000 # DDR ODT Control (High)
  121. DATA 0xFFD0149C 0x0000E40f # CPU ODT Control
  122. # bit3-0: 1111, internal ODT is asserted during read from DRAM bank 0-3
  123. # bit11-10: 01, M_DQ, M_DM, and M_DQS I/O buffer ODT Select: 150 ohm
  124. # bit13-12: 10, M_STARTBURST_IN I/O buffer ODT Select: 75 ohm
  125. # bit14: 1, M_STARTBURST_IN ODT: Enabled
  126. # bit15: 1, DDR IO ODT Unit: Use ODT block
  127. DATA 0xFFD01480 0x00000001 # DDR Initialization Control
  128. #bit0=1, enable DDR init upon this register write
  129. # End of Header extension
  130. DATA 0x0 0x0