riscv_encoding.h 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760
  1. /*
  2. * SPDX-License-Identifier: BSD-2-Clause
  3. *
  4. * Copyright (c) 2019 Western Digital Corporation or its affiliates.
  5. *
  6. * Authors:
  7. * Anup Patel <anup.patel@wdc.com>
  8. */
  9. #ifndef __RISCV_ENCODING_H__
  10. #define __RISCV_ENCODING_H__
  11. #include <sbi/sbi_const.h>
  12. /* clang-format off */
  13. #define MSTATUS_SIE _UL(0x00000002)
  14. #define MSTATUS_MIE _UL(0x00000008)
  15. #define MSTATUS_SPIE_SHIFT 5
  16. #define MSTATUS_SPIE (_UL(1) << MSTATUS_SPIE_SHIFT)
  17. #define MSTATUS_UBE _UL(0x00000040)
  18. #define MSTATUS_MPIE _UL(0x00000080)
  19. #define MSTATUS_SPP_SHIFT 8
  20. #define MSTATUS_SPP (_UL(1) << MSTATUS_SPP_SHIFT)
  21. #define MSTATUS_MPP_SHIFT 11
  22. #define MSTATUS_MPP (_UL(3) << MSTATUS_MPP_SHIFT)
  23. #define MSTATUS_FS _UL(0x00006000)
  24. #define MSTATUS_XS _UL(0x00018000)
  25. #define MSTATUS_VS _UL(0x01800000)
  26. #define MSTATUS_MPRV _UL(0x00020000)
  27. #define MSTATUS_SUM _UL(0x00040000)
  28. #define MSTATUS_MXR _UL(0x00080000)
  29. #define MSTATUS_TVM _UL(0x00100000)
  30. #define MSTATUS_TW _UL(0x00200000)
  31. #define MSTATUS_TSR _UL(0x00400000)
  32. #define MSTATUS32_SD _UL(0x80000000)
  33. #if __riscv_xlen == 64
  34. #define MSTATUS_UXL _ULL(0x0000000300000000)
  35. #define MSTATUS_SXL _ULL(0x0000000C00000000)
  36. #define MSTATUS_SBE _ULL(0x0000001000000000)
  37. #define MSTATUS_MBE _ULL(0x0000002000000000)
  38. #define MSTATUS_MPV _ULL(0x0000008000000000)
  39. #else
  40. #define MSTATUSH_SBE _UL(0x00000010)
  41. #define MSTATUSH_MBE _UL(0x00000020)
  42. #define MSTATUSH_MPV _UL(0x00000080)
  43. #endif
  44. #define MSTATUS32_SD _UL(0x80000000)
  45. #define MSTATUS64_SD _ULL(0x8000000000000000)
  46. #define SSTATUS_SIE MSTATUS_SIE
  47. #define SSTATUS_SPIE_SHIFT MSTATUS_SPIE_SHIFT
  48. #define SSTATUS_SPIE MSTATUS_SPIE
  49. #define SSTATUS_SPP_SHIFT MSTATUS_SPP_SHIFT
  50. #define SSTATUS_SPP MSTATUS_SPP
  51. #define SSTATUS_FS MSTATUS_FS
  52. #define SSTATUS_XS MSTATUS_XS
  53. #define SSTATUS_VS MSTATUS_VS
  54. #define SSTATUS_SUM MSTATUS_SUM
  55. #define SSTATUS_MXR MSTATUS_MXR
  56. #define SSTATUS32_SD MSTATUS32_SD
  57. #define SSTATUS64_UXL MSTATUS_UXL
  58. #define SSTATUS64_SD MSTATUS64_SD
  59. #if __riscv_xlen == 64
  60. #define HSTATUS_VSXL _UL(0x300000000)
  61. #define HSTATUS_VSXL_SHIFT 32
  62. #endif
  63. #define HSTATUS_VTSR _UL(0x00400000)
  64. #define HSTATUS_VTW _UL(0x00200000)
  65. #define HSTATUS_VTVM _UL(0x00100000)
  66. #define HSTATUS_VGEIN _UL(0x0003f000)
  67. #define HSTATUS_VGEIN_SHIFT 12
  68. #define HSTATUS_HU _UL(0x00000200)
  69. #define HSTATUS_SPVP _UL(0x00000100)
  70. #define HSTATUS_SPV _UL(0x00000080)
  71. #define HSTATUS_GVA _UL(0x00000040)
  72. #define HSTATUS_VSBE _UL(0x00000020)
  73. #define IRQ_S_SOFT 1
  74. #define IRQ_VS_SOFT 2
  75. #define IRQ_M_SOFT 3
  76. #define IRQ_S_TIMER 5
  77. #define IRQ_VS_TIMER 6
  78. #define IRQ_M_TIMER 7
  79. #define IRQ_S_EXT 9
  80. #define IRQ_VS_EXT 10
  81. #define IRQ_M_EXT 11
  82. #define IRQ_S_GEXT 12
  83. #define IRQ_PMU_OVF 13
  84. #define MIP_SSIP (_UL(1) << IRQ_S_SOFT)
  85. #define MIP_VSSIP (_UL(1) << IRQ_VS_SOFT)
  86. #define MIP_MSIP (_UL(1) << IRQ_M_SOFT)
  87. #define MIP_STIP (_UL(1) << IRQ_S_TIMER)
  88. #define MIP_VSTIP (_UL(1) << IRQ_VS_TIMER)
  89. #define MIP_MTIP (_UL(1) << IRQ_M_TIMER)
  90. #define MIP_SEIP (_UL(1) << IRQ_S_EXT)
  91. #define MIP_VSEIP (_UL(1) << IRQ_VS_EXT)
  92. #define MIP_MEIP (_UL(1) << IRQ_M_EXT)
  93. #define MIP_SGEIP (_UL(1) << IRQ_S_GEXT)
  94. #define MIP_LCOFIP (_UL(1) << IRQ_PMU_OVF)
  95. #define SIP_SSIP MIP_SSIP
  96. #define SIP_STIP MIP_STIP
  97. #define PRV_U _UL(0)
  98. #define PRV_S _UL(1)
  99. #define PRV_M _UL(3)
  100. #define SATP32_MODE _UL(0x80000000)
  101. #define SATP32_ASID _UL(0x7FC00000)
  102. #define SATP32_PPN _UL(0x003FFFFF)
  103. #define SATP64_MODE _ULL(0xF000000000000000)
  104. #define SATP64_ASID _ULL(0x0FFFF00000000000)
  105. #define SATP64_PPN _ULL(0x00000FFFFFFFFFFF)
  106. #define SATP_MODE_OFF _UL(0)
  107. #define SATP_MODE_SV32 _UL(1)
  108. #define SATP_MODE_SV39 _UL(8)
  109. #define SATP_MODE_SV48 _UL(9)
  110. #define SATP_MODE_SV57 _UL(10)
  111. #define SATP_MODE_SV64 _UL(11)
  112. #define HGATP_MODE_OFF _UL(0)
  113. #define HGATP_MODE_SV32X4 _UL(1)
  114. #define HGATP_MODE_SV39X4 _UL(8)
  115. #define HGATP_MODE_SV48X4 _UL(9)
  116. #define HGATP32_MODE_SHIFT 31
  117. #define HGATP32_VMID_SHIFT 22
  118. #define HGATP32_VMID_MASK _UL(0x1FC00000)
  119. #define HGATP32_PPN _UL(0x003FFFFF)
  120. #define HGATP64_MODE_SHIFT 60
  121. #define HGATP64_VMID_SHIFT 44
  122. #define HGATP64_VMID_MASK _ULL(0x03FFF00000000000)
  123. #define HGATP64_PPN _ULL(0x00000FFFFFFFFFFF)
  124. #define PMP_R _UL(0x01)
  125. #define PMP_W _UL(0x02)
  126. #define PMP_X _UL(0x04)
  127. #define PMP_A _UL(0x18)
  128. #define PMP_A_TOR _UL(0x08)
  129. #define PMP_A_NA4 _UL(0x10)
  130. #define PMP_A_NAPOT _UL(0x18)
  131. #define PMP_L _UL(0x80)
  132. #define PMP_SHIFT 2
  133. #define PMP_COUNT 64
  134. #if __riscv_xlen == 64
  135. #define PMP_ADDR_MASK ((_ULL(0x1) << 54) - 1)
  136. #else
  137. #define PMP_ADDR_MASK _UL(0xFFFFFFFF)
  138. #endif
  139. #if __riscv_xlen == 64
  140. #define MSTATUS_SD MSTATUS64_SD
  141. #define SSTATUS_SD SSTATUS64_SD
  142. #define SATP_MODE SATP64_MODE
  143. #define HGATP_PPN HGATP64_PPN
  144. #define HGATP_VMID_SHIFT HGATP64_VMID_SHIFT
  145. #define HGATP_VMID_MASK HGATP64_VMID_MASK
  146. #define HGATP_MODE_SHIFT HGATP64_MODE_SHIFT
  147. #else
  148. #define MSTATUS_SD MSTATUS32_SD
  149. #define SSTATUS_SD SSTATUS32_SD
  150. #define SATP_MODE SATP32_MODE
  151. #define HGATP_PPN HGATP32_PPN
  152. #define HGATP_VMID_SHIFT HGATP32_VMID_SHIFT
  153. #define HGATP_VMID_MASK HGATP32_VMID_MASK
  154. #define HGATP_MODE_SHIFT HGATP32_MODE_SHIFT
  155. #endif
  156. #if __riscv_xlen == 64
  157. #define MHPMEVENT_OF (_UL(1) << 63)
  158. #define MHPMEVENT_MINH (_UL(1) << 62)
  159. #define MHPMEVENT_SINH (_UL(1) << 61)
  160. #define MHPMEVENT_UINH (_UL(1) << 60)
  161. #define MHPMEVENT_VSINH (_UL(1) << 59)
  162. #define MHPMEVENT_VUINH (_UL(1) << 58)
  163. #else
  164. #define MHPMEVENTH_OF (_UL(1) << 31)
  165. #define MHPMEVENTH_MINH (_ULL(1) << 30)
  166. #define MHPMEVENTH_SINH (_ULL(1) << 29)
  167. #define MHPMEVENTH_UINH (_ULL(1) << 28)
  168. #define MHPMEVENTH_VSINH (_ULL(1) << 27)
  169. #define MHPMEVENTH_VUINH (_ULL(1) << 26)
  170. #define MHPMEVENT_MINH (MHPMEVENTH_MINH << 32)
  171. #define MHPMEVENT_SINH (MHPMEVENTH_SINH << 32)
  172. #define MHPMEVENT_UINH (MHPMEVENTH_UINH << 32)
  173. #define MHPMEVENT_VSINH (MHPMEVENTH_VSINH << 32)
  174. #define MHPMEVENT_VUINH (MHPMEVENTH_VUINH << 32)
  175. #endif
  176. #define MHPMEVENT_SSCOF_MASK _ULL(0xFFFF000000000000)
  177. /* ===== User-level CSRs ===== */
  178. /* User Trap Setup (N-extension) */
  179. #define CSR_USTATUS 0x000
  180. #define CSR_UIE 0x004
  181. #define CSR_UTVEC 0x005
  182. /* User Trap Handling (N-extension) */
  183. #define CSR_USCRATCH 0x040
  184. #define CSR_UEPC 0x041
  185. #define CSR_UCAUSE 0x042
  186. #define CSR_UTVAL 0x043
  187. #define CSR_UIP 0x044
  188. /* User Floating-point CSRs */
  189. #define CSR_FFLAGS 0x001
  190. #define CSR_FRM 0x002
  191. #define CSR_FCSR 0x003
  192. /* User Counters/Timers */
  193. #define CSR_CYCLE 0xc00
  194. #define CSR_TIME 0xc01
  195. #define CSR_INSTRET 0xc02
  196. #define CSR_HPMCOUNTER3 0xc03
  197. #define CSR_HPMCOUNTER4 0xc04
  198. #define CSR_HPMCOUNTER5 0xc05
  199. #define CSR_HPMCOUNTER6 0xc06
  200. #define CSR_HPMCOUNTER7 0xc07
  201. #define CSR_HPMCOUNTER8 0xc08
  202. #define CSR_HPMCOUNTER9 0xc09
  203. #define CSR_HPMCOUNTER10 0xc0a
  204. #define CSR_HPMCOUNTER11 0xc0b
  205. #define CSR_HPMCOUNTER12 0xc0c
  206. #define CSR_HPMCOUNTER13 0xc0d
  207. #define CSR_HPMCOUNTER14 0xc0e
  208. #define CSR_HPMCOUNTER15 0xc0f
  209. #define CSR_HPMCOUNTER16 0xc10
  210. #define CSR_HPMCOUNTER17 0xc11
  211. #define CSR_HPMCOUNTER18 0xc12
  212. #define CSR_HPMCOUNTER19 0xc13
  213. #define CSR_HPMCOUNTER20 0xc14
  214. #define CSR_HPMCOUNTER21 0xc15
  215. #define CSR_HPMCOUNTER22 0xc16
  216. #define CSR_HPMCOUNTER23 0xc17
  217. #define CSR_HPMCOUNTER24 0xc18
  218. #define CSR_HPMCOUNTER25 0xc19
  219. #define CSR_HPMCOUNTER26 0xc1a
  220. #define CSR_HPMCOUNTER27 0xc1b
  221. #define CSR_HPMCOUNTER28 0xc1c
  222. #define CSR_HPMCOUNTER29 0xc1d
  223. #define CSR_HPMCOUNTER30 0xc1e
  224. #define CSR_HPMCOUNTER31 0xc1f
  225. #define CSR_CYCLEH 0xc80
  226. #define CSR_TIMEH 0xc81
  227. #define CSR_INSTRETH 0xc82
  228. #define CSR_HPMCOUNTER3H 0xc83
  229. #define CSR_HPMCOUNTER4H 0xc84
  230. #define CSR_HPMCOUNTER5H 0xc85
  231. #define CSR_HPMCOUNTER6H 0xc86
  232. #define CSR_HPMCOUNTER7H 0xc87
  233. #define CSR_HPMCOUNTER8H 0xc88
  234. #define CSR_HPMCOUNTER9H 0xc89
  235. #define CSR_HPMCOUNTER10H 0xc8a
  236. #define CSR_HPMCOUNTER11H 0xc8b
  237. #define CSR_HPMCOUNTER12H 0xc8c
  238. #define CSR_HPMCOUNTER13H 0xc8d
  239. #define CSR_HPMCOUNTER14H 0xc8e
  240. #define CSR_HPMCOUNTER15H 0xc8f
  241. #define CSR_HPMCOUNTER16H 0xc90
  242. #define CSR_HPMCOUNTER17H 0xc91
  243. #define CSR_HPMCOUNTER18H 0xc92
  244. #define CSR_HPMCOUNTER19H 0xc93
  245. #define CSR_HPMCOUNTER20H 0xc94
  246. #define CSR_HPMCOUNTER21H 0xc95
  247. #define CSR_HPMCOUNTER22H 0xc96
  248. #define CSR_HPMCOUNTER23H 0xc97
  249. #define CSR_HPMCOUNTER24H 0xc98
  250. #define CSR_HPMCOUNTER25H 0xc99
  251. #define CSR_HPMCOUNTER26H 0xc9a
  252. #define CSR_HPMCOUNTER27H 0xc9b
  253. #define CSR_HPMCOUNTER28H 0xc9c
  254. #define CSR_HPMCOUNTER29H 0xc9d
  255. #define CSR_HPMCOUNTER30H 0xc9e
  256. #define CSR_HPMCOUNTER31H 0xc9f
  257. /* ===== Supervisor-level CSRs ===== */
  258. /* Supervisor Trap Setup */
  259. #define CSR_SSTATUS 0x100
  260. #define CSR_SEDELEG 0x102
  261. #define CSR_SIDELEG 0x103
  262. #define CSR_SIE 0x104
  263. #define CSR_STVEC 0x105
  264. #define CSR_SCOUNTEREN 0x106
  265. /* Supervisor Trap Handling */
  266. #define CSR_SSCRATCH 0x140
  267. #define CSR_SEPC 0x141
  268. #define CSR_SCAUSE 0x142
  269. #define CSR_STVAL 0x143
  270. #define CSR_SIP 0x144
  271. /* Supervisor Protection and Translation */
  272. #define CSR_SATP 0x180
  273. /* ===== Hypervisor-level CSRs ===== */
  274. /* Hypervisor Trap Setup (H-extension) */
  275. #define CSR_HSTATUS 0x600
  276. #define CSR_HEDELEG 0x602
  277. #define CSR_HIDELEG 0x603
  278. #define CSR_HIE 0x604
  279. #define CSR_HCOUNTEREN 0x606
  280. #define CSR_HGEIE 0x607
  281. /* Hypervisor Trap Handling (H-extension) */
  282. #define CSR_HTVAL 0x643
  283. #define CSR_HIP 0x644
  284. #define CSR_HVIP 0x645
  285. #define CSR_HTINST 0x64a
  286. #define CSR_HGEIP 0xe12
  287. /* Hypervisor Protection and Translation (H-extension) */
  288. #define CSR_HGATP 0x680
  289. /* Hypervisor Counter/Timer Virtualization Registers (H-extension) */
  290. #define CSR_HTIMEDELTA 0x605
  291. #define CSR_HTIMEDELTAH 0x615
  292. /* Virtual Supervisor Registers (H-extension) */
  293. #define CSR_VSSTATUS 0x200
  294. #define CSR_VSIE 0x204
  295. #define CSR_VSTVEC 0x205
  296. #define CSR_VSSCRATCH 0x240
  297. #define CSR_VSEPC 0x241
  298. #define CSR_VSCAUSE 0x242
  299. #define CSR_VSTVAL 0x243
  300. #define CSR_VSIP 0x244
  301. #define CSR_VSATP 0x280
  302. /* ===== Machine-level CSRs ===== */
  303. /* Machine Information Registers */
  304. #define CSR_MVENDORID 0xf11
  305. #define CSR_MARCHID 0xf12
  306. #define CSR_MIMPID 0xf13
  307. #define CSR_MHARTID 0xf14
  308. /* Machine Trap Setup */
  309. #define CSR_MSTATUS 0x300
  310. #define CSR_MISA 0x301
  311. #define CSR_MEDELEG 0x302
  312. #define CSR_MIDELEG 0x303
  313. #define CSR_MIE 0x304
  314. #define CSR_MTVEC 0x305
  315. #define CSR_MCOUNTEREN 0x306
  316. #define CSR_MSTATUSH 0x310
  317. /* Machine Trap Handling */
  318. #define CSR_MSCRATCH 0x340
  319. #define CSR_MEPC 0x341
  320. #define CSR_MCAUSE 0x342
  321. #define CSR_MTVAL 0x343
  322. #define CSR_MIP 0x344
  323. #define CSR_MTINST 0x34a
  324. #define CSR_MTVAL2 0x34b
  325. /* Machine Memory Protection */
  326. #define CSR_PMPCFG0 0x3a0
  327. #define CSR_PMPCFG1 0x3a1
  328. #define CSR_PMPCFG2 0x3a2
  329. #define CSR_PMPCFG3 0x3a3
  330. #define CSR_PMPCFG4 0x3a4
  331. #define CSR_PMPCFG5 0x3a5
  332. #define CSR_PMPCFG6 0x3a6
  333. #define CSR_PMPCFG7 0x3a7
  334. #define CSR_PMPCFG8 0x3a8
  335. #define CSR_PMPCFG9 0x3a9
  336. #define CSR_PMPCFG10 0x3aa
  337. #define CSR_PMPCFG11 0x3ab
  338. #define CSR_PMPCFG12 0x3ac
  339. #define CSR_PMPCFG13 0x3ad
  340. #define CSR_PMPCFG14 0x3ae
  341. #define CSR_PMPCFG15 0x3af
  342. #define CSR_PMPADDR0 0x3b0
  343. #define CSR_PMPADDR1 0x3b1
  344. #define CSR_PMPADDR2 0x3b2
  345. #define CSR_PMPADDR3 0x3b3
  346. #define CSR_PMPADDR4 0x3b4
  347. #define CSR_PMPADDR5 0x3b5
  348. #define CSR_PMPADDR6 0x3b6
  349. #define CSR_PMPADDR7 0x3b7
  350. #define CSR_PMPADDR8 0x3b8
  351. #define CSR_PMPADDR9 0x3b9
  352. #define CSR_PMPADDR10 0x3ba
  353. #define CSR_PMPADDR11 0x3bb
  354. #define CSR_PMPADDR12 0x3bc
  355. #define CSR_PMPADDR13 0x3bd
  356. #define CSR_PMPADDR14 0x3be
  357. #define CSR_PMPADDR15 0x3bf
  358. #define CSR_PMPADDR16 0x3c0
  359. #define CSR_PMPADDR17 0x3c1
  360. #define CSR_PMPADDR18 0x3c2
  361. #define CSR_PMPADDR19 0x3c3
  362. #define CSR_PMPADDR20 0x3c4
  363. #define CSR_PMPADDR21 0x3c5
  364. #define CSR_PMPADDR22 0x3c6
  365. #define CSR_PMPADDR23 0x3c7
  366. #define CSR_PMPADDR24 0x3c8
  367. #define CSR_PMPADDR25 0x3c9
  368. #define CSR_PMPADDR26 0x3ca
  369. #define CSR_PMPADDR27 0x3cb
  370. #define CSR_PMPADDR28 0x3cc
  371. #define CSR_PMPADDR29 0x3cd
  372. #define CSR_PMPADDR30 0x3ce
  373. #define CSR_PMPADDR31 0x3cf
  374. #define CSR_PMPADDR32 0x3d0
  375. #define CSR_PMPADDR33 0x3d1
  376. #define CSR_PMPADDR34 0x3d2
  377. #define CSR_PMPADDR35 0x3d3
  378. #define CSR_PMPADDR36 0x3d4
  379. #define CSR_PMPADDR37 0x3d5
  380. #define CSR_PMPADDR38 0x3d6
  381. #define CSR_PMPADDR39 0x3d7
  382. #define CSR_PMPADDR40 0x3d8
  383. #define CSR_PMPADDR41 0x3d9
  384. #define CSR_PMPADDR42 0x3da
  385. #define CSR_PMPADDR43 0x3db
  386. #define CSR_PMPADDR44 0x3dc
  387. #define CSR_PMPADDR45 0x3dd
  388. #define CSR_PMPADDR46 0x3de
  389. #define CSR_PMPADDR47 0x3df
  390. #define CSR_PMPADDR48 0x3e0
  391. #define CSR_PMPADDR49 0x3e1
  392. #define CSR_PMPADDR50 0x3e2
  393. #define CSR_PMPADDR51 0x3e3
  394. #define CSR_PMPADDR52 0x3e4
  395. #define CSR_PMPADDR53 0x3e5
  396. #define CSR_PMPADDR54 0x3e6
  397. #define CSR_PMPADDR55 0x3e7
  398. #define CSR_PMPADDR56 0x3e8
  399. #define CSR_PMPADDR57 0x3e9
  400. #define CSR_PMPADDR58 0x3ea
  401. #define CSR_PMPADDR59 0x3eb
  402. #define CSR_PMPADDR60 0x3ec
  403. #define CSR_PMPADDR61 0x3ed
  404. #define CSR_PMPADDR62 0x3ee
  405. #define CSR_PMPADDR63 0x3ef
  406. /* Machine Counters/Timers */
  407. #define CSR_MCYCLE 0xb00
  408. #define CSR_MINSTRET 0xb02
  409. #define CSR_MHPMCOUNTER3 0xb03
  410. #define CSR_MHPMCOUNTER4 0xb04
  411. #define CSR_MHPMCOUNTER5 0xb05
  412. #define CSR_MHPMCOUNTER6 0xb06
  413. #define CSR_MHPMCOUNTER7 0xb07
  414. #define CSR_MHPMCOUNTER8 0xb08
  415. #define CSR_MHPMCOUNTER9 0xb09
  416. #define CSR_MHPMCOUNTER10 0xb0a
  417. #define CSR_MHPMCOUNTER11 0xb0b
  418. #define CSR_MHPMCOUNTER12 0xb0c
  419. #define CSR_MHPMCOUNTER13 0xb0d
  420. #define CSR_MHPMCOUNTER14 0xb0e
  421. #define CSR_MHPMCOUNTER15 0xb0f
  422. #define CSR_MHPMCOUNTER16 0xb10
  423. #define CSR_MHPMCOUNTER17 0xb11
  424. #define CSR_MHPMCOUNTER18 0xb12
  425. #define CSR_MHPMCOUNTER19 0xb13
  426. #define CSR_MHPMCOUNTER20 0xb14
  427. #define CSR_MHPMCOUNTER21 0xb15
  428. #define CSR_MHPMCOUNTER22 0xb16
  429. #define CSR_MHPMCOUNTER23 0xb17
  430. #define CSR_MHPMCOUNTER24 0xb18
  431. #define CSR_MHPMCOUNTER25 0xb19
  432. #define CSR_MHPMCOUNTER26 0xb1a
  433. #define CSR_MHPMCOUNTER27 0xb1b
  434. #define CSR_MHPMCOUNTER28 0xb1c
  435. #define CSR_MHPMCOUNTER29 0xb1d
  436. #define CSR_MHPMCOUNTER30 0xb1e
  437. #define CSR_MHPMCOUNTER31 0xb1f
  438. #define CSR_MCYCLEH 0xb80
  439. #define CSR_MINSTRETH 0xb82
  440. #define CSR_MHPMCOUNTER3H 0xb83
  441. #define CSR_MHPMCOUNTER4H 0xb84
  442. #define CSR_MHPMCOUNTER5H 0xb85
  443. #define CSR_MHPMCOUNTER6H 0xb86
  444. #define CSR_MHPMCOUNTER7H 0xb87
  445. #define CSR_MHPMCOUNTER8H 0xb88
  446. #define CSR_MHPMCOUNTER9H 0xb89
  447. #define CSR_MHPMCOUNTER10H 0xb8a
  448. #define CSR_MHPMCOUNTER11H 0xb8b
  449. #define CSR_MHPMCOUNTER12H 0xb8c
  450. #define CSR_MHPMCOUNTER13H 0xb8d
  451. #define CSR_MHPMCOUNTER14H 0xb8e
  452. #define CSR_MHPMCOUNTER15H 0xb8f
  453. #define CSR_MHPMCOUNTER16H 0xb90
  454. #define CSR_MHPMCOUNTER17H 0xb91
  455. #define CSR_MHPMCOUNTER18H 0xb92
  456. #define CSR_MHPMCOUNTER19H 0xb93
  457. #define CSR_MHPMCOUNTER20H 0xb94
  458. #define CSR_MHPMCOUNTER21H 0xb95
  459. #define CSR_MHPMCOUNTER22H 0xb96
  460. #define CSR_MHPMCOUNTER23H 0xb97
  461. #define CSR_MHPMCOUNTER24H 0xb98
  462. #define CSR_MHPMCOUNTER25H 0xb99
  463. #define CSR_MHPMCOUNTER26H 0xb9a
  464. #define CSR_MHPMCOUNTER27H 0xb9b
  465. #define CSR_MHPMCOUNTER28H 0xb9c
  466. #define CSR_MHPMCOUNTER29H 0xb9d
  467. #define CSR_MHPMCOUNTER30H 0xb9e
  468. #define CSR_MHPMCOUNTER31H 0xb9f
  469. /* Machine Counter Setup */
  470. #define CSR_MCOUNTINHIBIT 0x320
  471. #define CSR_MHPMEVENT3 0x323
  472. #define CSR_MHPMEVENT4 0x324
  473. #define CSR_MHPMEVENT5 0x325
  474. #define CSR_MHPMEVENT6 0x326
  475. #define CSR_MHPMEVENT7 0x327
  476. #define CSR_MHPMEVENT8 0x328
  477. #define CSR_MHPMEVENT9 0x329
  478. #define CSR_MHPMEVENT10 0x32a
  479. #define CSR_MHPMEVENT11 0x32b
  480. #define CSR_MHPMEVENT12 0x32c
  481. #define CSR_MHPMEVENT13 0x32d
  482. #define CSR_MHPMEVENT14 0x32e
  483. #define CSR_MHPMEVENT15 0x32f
  484. #define CSR_MHPMEVENT16 0x330
  485. #define CSR_MHPMEVENT17 0x331
  486. #define CSR_MHPMEVENT18 0x332
  487. #define CSR_MHPMEVENT19 0x333
  488. #define CSR_MHPMEVENT20 0x334
  489. #define CSR_MHPMEVENT21 0x335
  490. #define CSR_MHPMEVENT22 0x336
  491. #define CSR_MHPMEVENT23 0x337
  492. #define CSR_MHPMEVENT24 0x338
  493. #define CSR_MHPMEVENT25 0x339
  494. #define CSR_MHPMEVENT26 0x33a
  495. #define CSR_MHPMEVENT27 0x33b
  496. #define CSR_MHPMEVENT28 0x33c
  497. #define CSR_MHPMEVENT29 0x33d
  498. #define CSR_MHPMEVENT30 0x33e
  499. #define CSR_MHPMEVENT31 0x33f
  500. /* For RV32 */
  501. #define CSR_MHPMEVENT3H 0x723
  502. #define CSR_MHPMEVENT4H 0x724
  503. #define CSR_MHPMEVENT5H 0x725
  504. #define CSR_MHPMEVENT6H 0x726
  505. #define CSR_MHPMEVENT7H 0x727
  506. #define CSR_MHPMEVENT8H 0x728
  507. #define CSR_MHPMEVENT9H 0x729
  508. #define CSR_MHPMEVENT10H 0x72a
  509. #define CSR_MHPMEVENT11H 0x72b
  510. #define CSR_MHPMEVENT12H 0x72c
  511. #define CSR_MHPMEVENT13H 0x72d
  512. #define CSR_MHPMEVENT14H 0x72e
  513. #define CSR_MHPMEVENT15H 0x72f
  514. #define CSR_MHPMEVENT16H 0x730
  515. #define CSR_MHPMEVENT17H 0x731
  516. #define CSR_MHPMEVENT18H 0x732
  517. #define CSR_MHPMEVENT19H 0x733
  518. #define CSR_MHPMEVENT20H 0x734
  519. #define CSR_MHPMEVENT21H 0x735
  520. #define CSR_MHPMEVENT22H 0x736
  521. #define CSR_MHPMEVENT23H 0x737
  522. #define CSR_MHPMEVENT24H 0x738
  523. #define CSR_MHPMEVENT25H 0x739
  524. #define CSR_MHPMEVENT26H 0x73a
  525. #define CSR_MHPMEVENT27H 0x73b
  526. #define CSR_MHPMEVENT28H 0x73c
  527. #define CSR_MHPMEVENT29H 0x73d
  528. #define CSR_MHPMEVENT30H 0x73e
  529. #define CSR_MHPMEVENT31H 0x73f
  530. /* Counter Overflow CSR */
  531. #define CSR_SCOUNTOVF 0xda0
  532. /* Debug/Trace Registers */
  533. #define CSR_TSELECT 0x7a0
  534. #define CSR_TDATA1 0x7a1
  535. #define CSR_TDATA2 0x7a2
  536. #define CSR_TDATA3 0x7a3
  537. /* Debug Mode Registers */
  538. #define CSR_DCSR 0x7b0
  539. #define CSR_DPC 0x7b1
  540. #define CSR_DSCRATCH0 0x7b2
  541. #define CSR_DSCRATCH1 0x7b3
  542. /* ===== Trap/Exception Causes ===== */
  543. #define CAUSE_MISALIGNED_FETCH 0x0
  544. #define CAUSE_FETCH_ACCESS 0x1
  545. #define CAUSE_ILLEGAL_INSTRUCTION 0x2
  546. #define CAUSE_BREAKPOINT 0x3
  547. #define CAUSE_MISALIGNED_LOAD 0x4
  548. #define CAUSE_LOAD_ACCESS 0x5
  549. #define CAUSE_MISALIGNED_STORE 0x6
  550. #define CAUSE_STORE_ACCESS 0x7
  551. #define CAUSE_USER_ECALL 0x8
  552. #define CAUSE_SUPERVISOR_ECALL 0x9
  553. #define CAUSE_VIRTUAL_SUPERVISOR_ECALL 0xa
  554. #define CAUSE_MACHINE_ECALL 0xb
  555. #define CAUSE_FETCH_PAGE_FAULT 0xc
  556. #define CAUSE_LOAD_PAGE_FAULT 0xd
  557. #define CAUSE_STORE_PAGE_FAULT 0xf
  558. #define CAUSE_FETCH_GUEST_PAGE_FAULT 0x14
  559. #define CAUSE_LOAD_GUEST_PAGE_FAULT 0x15
  560. #define CAUSE_VIRTUAL_INST_FAULT 0x16
  561. #define CAUSE_STORE_GUEST_PAGE_FAULT 0x17
  562. /* ===== Instruction Encodings ===== */
  563. #define INSN_MATCH_LB 0x3
  564. #define INSN_MASK_LB 0x707f
  565. #define INSN_MATCH_LH 0x1003
  566. #define INSN_MASK_LH 0x707f
  567. #define INSN_MATCH_LW 0x2003
  568. #define INSN_MASK_LW 0x707f
  569. #define INSN_MATCH_LD 0x3003
  570. #define INSN_MASK_LD 0x707f
  571. #define INSN_MATCH_LBU 0x4003
  572. #define INSN_MASK_LBU 0x707f
  573. #define INSN_MATCH_LHU 0x5003
  574. #define INSN_MASK_LHU 0x707f
  575. #define INSN_MATCH_LWU 0x6003
  576. #define INSN_MASK_LWU 0x707f
  577. #define INSN_MATCH_SB 0x23
  578. #define INSN_MASK_SB 0x707f
  579. #define INSN_MATCH_SH 0x1023
  580. #define INSN_MASK_SH 0x707f
  581. #define INSN_MATCH_SW 0x2023
  582. #define INSN_MASK_SW 0x707f
  583. #define INSN_MATCH_SD 0x3023
  584. #define INSN_MASK_SD 0x707f
  585. #define INSN_MATCH_FLW 0x2007
  586. #define INSN_MASK_FLW 0x707f
  587. #define INSN_MATCH_FLD 0x3007
  588. #define INSN_MASK_FLD 0x707f
  589. #define INSN_MATCH_FLQ 0x4007
  590. #define INSN_MASK_FLQ 0x707f
  591. #define INSN_MATCH_FSW 0x2027
  592. #define INSN_MASK_FSW 0x707f
  593. #define INSN_MATCH_FSD 0x3027
  594. #define INSN_MASK_FSD 0x707f
  595. #define INSN_MATCH_FSQ 0x4027
  596. #define INSN_MASK_FSQ 0x707f
  597. #define INSN_MATCH_C_LD 0x6000
  598. #define INSN_MASK_C_LD 0xe003
  599. #define INSN_MATCH_C_SD 0xe000
  600. #define INSN_MASK_C_SD 0xe003
  601. #define INSN_MATCH_C_LW 0x4000
  602. #define INSN_MASK_C_LW 0xe003
  603. #define INSN_MATCH_C_SW 0xc000
  604. #define INSN_MASK_C_SW 0xe003
  605. #define INSN_MATCH_C_LDSP 0x6002
  606. #define INSN_MASK_C_LDSP 0xe003
  607. #define INSN_MATCH_C_SDSP 0xe002
  608. #define INSN_MASK_C_SDSP 0xe003
  609. #define INSN_MATCH_C_LWSP 0x4002
  610. #define INSN_MASK_C_LWSP 0xe003
  611. #define INSN_MATCH_C_SWSP 0xc002
  612. #define INSN_MASK_C_SWSP 0xe003
  613. #define INSN_MATCH_C_FLD 0x2000
  614. #define INSN_MASK_C_FLD 0xe003
  615. #define INSN_MATCH_C_FLW 0x6000
  616. #define INSN_MASK_C_FLW 0xe003
  617. #define INSN_MATCH_C_FSD 0xa000
  618. #define INSN_MASK_C_FSD 0xe003
  619. #define INSN_MATCH_C_FSW 0xe000
  620. #define INSN_MASK_C_FSW 0xe003
  621. #define INSN_MATCH_C_FLDSP 0x2002
  622. #define INSN_MASK_C_FLDSP 0xe003
  623. #define INSN_MATCH_C_FSDSP 0xa002
  624. #define INSN_MASK_C_FSDSP 0xe003
  625. #define INSN_MATCH_C_FLWSP 0x6002
  626. #define INSN_MASK_C_FLWSP 0xe003
  627. #define INSN_MATCH_C_FSWSP 0xe002
  628. #define INSN_MASK_C_FSWSP 0xe003
  629. #define INSN_MASK_WFI 0xffffff00
  630. #define INSN_MATCH_WFI 0x10500000
  631. #define INSN_16BIT_MASK 0x3
  632. #define INSN_32BIT_MASK 0x1c
  633. #define INSN_IS_16BIT(insn) \
  634. (((insn) & INSN_16BIT_MASK) != INSN_16BIT_MASK)
  635. #define INSN_IS_32BIT(insn) \
  636. (((insn) & INSN_16BIT_MASK) == INSN_16BIT_MASK && \
  637. ((insn) & INSN_32BIT_MASK) != INSN_32BIT_MASK)
  638. #define INSN_LEN(insn) (INSN_IS_16BIT(insn) ? 2 : 4)
  639. #if __riscv_xlen == 64
  640. #define LOG_REGBYTES 3
  641. #else
  642. #define LOG_REGBYTES 2
  643. #endif
  644. #define REGBYTES (1 << LOG_REGBYTES)
  645. #define SH_RD 7
  646. #define SH_RS1 15
  647. #define SH_RS2 20
  648. #define SH_RS2C 2
  649. #define RV_X(x, s, n) (((x) >> (s)) & ((1 << (n)) - 1))
  650. #define RVC_LW_IMM(x) ((RV_X(x, 6, 1) << 2) | \
  651. (RV_X(x, 10, 3) << 3) | \
  652. (RV_X(x, 5, 1) << 6))
  653. #define RVC_LD_IMM(x) ((RV_X(x, 10, 3) << 3) | \
  654. (RV_X(x, 5, 2) << 6))
  655. #define RVC_LWSP_IMM(x) ((RV_X(x, 4, 3) << 2) | \
  656. (RV_X(x, 12, 1) << 5) | \
  657. (RV_X(x, 2, 2) << 6))
  658. #define RVC_LDSP_IMM(x) ((RV_X(x, 5, 2) << 3) | \
  659. (RV_X(x, 12, 1) << 5) | \
  660. (RV_X(x, 2, 3) << 6))
  661. #define RVC_SWSP_IMM(x) ((RV_X(x, 9, 4) << 2) | \
  662. (RV_X(x, 7, 2) << 6))
  663. #define RVC_SDSP_IMM(x) ((RV_X(x, 10, 3) << 3) | \
  664. (RV_X(x, 7, 3) << 6))
  665. #define RVC_RS1S(insn) (8 + RV_X(insn, SH_RD, 3))
  666. #define RVC_RS2S(insn) (8 + RV_X(insn, SH_RS2C, 3))
  667. #define RVC_RS2(insn) RV_X(insn, SH_RS2C, 5)
  668. #define SHIFT_RIGHT(x, y) \
  669. ((y) < 0 ? ((x) << -(y)) : ((x) >> (y)))
  670. #define REG_MASK \
  671. ((1 << (5 + LOG_REGBYTES)) - (1 << LOG_REGBYTES))
  672. #define REG_OFFSET(insn, pos) \
  673. (SHIFT_RIGHT((insn), (pos) - LOG_REGBYTES) & REG_MASK)
  674. #define REG_PTR(insn, pos, regs) \
  675. (ulong *)((ulong)(regs) + REG_OFFSET(insn, pos))
  676. #define GET_RM(insn) (((insn) >> 12) & 7)
  677. #define GET_RS1(insn, regs) (*REG_PTR(insn, SH_RS1, regs))
  678. #define GET_RS2(insn, regs) (*REG_PTR(insn, SH_RS2, regs))
  679. #define GET_RS1S(insn, regs) (*REG_PTR(RVC_RS1S(insn), 0, regs))
  680. #define GET_RS2S(insn, regs) (*REG_PTR(RVC_RS2S(insn), 0, regs))
  681. #define GET_RS2C(insn, regs) (*REG_PTR(insn, SH_RS2C, regs))
  682. #define GET_SP(regs) (*REG_PTR(2, 0, regs))
  683. #define SET_RD(insn, regs, val) (*REG_PTR(insn, SH_RD, regs) = (val))
  684. #define IMM_I(insn) ((s32)(insn) >> 20)
  685. #define IMM_S(insn) (((s32)(insn) >> 25 << 5) | \
  686. (s32)(((insn) >> 7) & 0x1f))
  687. #define MASK_FUNCT3 0x7000
  688. /* clang-format on */
  689. #endif