platform.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * SPDX-License-Identifier: BSD-2-Clause
  3. *
  4. * Copyright (c) 2019 Andes Technology Corporation
  5. *
  6. * Authors:
  7. * Zong Li <zong@andestech.com>
  8. * Nylon Chen <nylon7@andestech.com>
  9. */
  10. #ifndef _AE350_PLATFORM_H_
  11. #define _AE350_PLATFORM_H_
  12. #define AE350_HART_COUNT 4
  13. #define AE350_PLIC_ADDR 0xe4000000
  14. #define AE350_PLIC_NUM_SOURCES 71
  15. #define AE350_PLICSW_ADDR 0xe6400000
  16. #define AE350_L2C_ADDR 0xe0500000
  17. /*Memory and Miscellaneous Registers*/
  18. #define CSR_MILMB 0x7c0
  19. #define CSR_MDLMB 0x7c1
  20. #define CSR_MECC_CDOE 0x7c2
  21. #define CSR_MNVEC 0x7c3
  22. #define CSR_MPFTCTL 0x7c5
  23. #define CSR_MCACHECTL 0x7ca
  24. #define CSR_MCCTLBEGINADDR 0x7cb
  25. #define CSR_MCCTLCOMMAND 0x7cc
  26. #define CSR_MCCTLDATA 0x7cc
  27. #define CSR_SCCTLDATA 0x9cd
  28. #define CSR_UCCTLBEGINADDR 0x80c
  29. #define CSR_MMISCCTL 0x7d0
  30. enum sbi_ext_andes_fid {
  31. SBI_EXT_ANDES_GET_MCACHE_CTL_STATUS = 0,
  32. SBI_EXT_ANDES_GET_MMISC_CTL_STATUS,
  33. SBI_EXT_ANDES_SET_MCACHE_CTL,
  34. SBI_EXT_ANDES_SET_MMISC_CTL,
  35. SBI_EXT_ANDES_ICACHE_OP,
  36. SBI_EXT_ANDES_DCACHE_OP,
  37. SBI_EXT_ANDES_L1CACHE_I_PREFETCH,
  38. SBI_EXT_ANDES_L1CACHE_D_PREFETCH,
  39. SBI_EXT_ANDES_NON_BLOCKING_LOAD_STORE,
  40. SBI_EXT_ANDES_WRITE_AROUND,
  41. };
  42. /* nds v5 mmisc_ctl register*/
  43. #define V5_MMISC_CTL_VEC_PLIC_OFFSET 1
  44. #define V5_MMISC_CTL_RVCOMPM_OFFSET 2
  45. #define V5_MMISC_CTL_BRPE_OFFSET 3
  46. #define V5_MMISC_CTL_MSA_OR_UNA_OFFSET 6
  47. #define V5_MMISC_CTL_NON_BLOCKING_OFFSET 8
  48. #define V5_MCACHE_CTL_L1I_PREFETCH_OFFSET 9
  49. #define V5_MCACHE_CTL_L1D_PREFETCH_OFFSET 10
  50. #define V5_MCACHE_CTL_DC_WAROUND_OFFSET_1 13
  51. #define V5_MCACHE_CTL_DC_WAROUND_OFFSET_2 14
  52. #define V5_MMISC_CTL_VEC_PLIC_EN (1UL << V5_MMISC_CTL_VEC_PLIC_OFFSET)
  53. #define V5_MMISC_CTL_RVCOMPM_EN (1UL << V5_MMISC_CTL_RVCOMPM_OFFSET)
  54. #define V5_MMISC_CTL_BRPE_EN (1UL << V5_MMISC_CTL_BRPE_OFFSET)
  55. #define V5_MMISC_CTL_MSA_OR_UNA_EN (1UL << V5_MMISC_CTL_MSA_OR_UNA_OFFSET)
  56. #define V5_MMISC_CTL_NON_BLOCKING_EN (1UL << V5_MMISC_CTL_NON_BLOCKING_OFFSET)
  57. #define V5_MCACHE_CTL_L1I_PREFETCH_EN (1UL << V5_MCACHE_CTL_L1I_PREFETCH_OFFSET)
  58. #define V5_MCACHE_CTL_L1D_PREFETCH_EN (1UL << V5_MCACHE_CTL_L1D_PREFETCH_OFFSET)
  59. #define V5_MCACHE_CTL_DC_WAROUND_1_EN (1UL << V5_MCACHE_CTL_DC_WAROUND_OFFSET_1)
  60. #define V5_MCACHE_CTL_DC_WAROUND_2_EN (1UL << V5_MCACHE_CTL_DC_WAROUND_OFFSET_2)
  61. #define V5_MMISC_CTL_MASK (V5_MMISC_CTL_VEC_PLIC_EN | V5_MMISC_CTL_RVCOMPM_EN \
  62. | V5_MMISC_CTL_BRPE_EN | V5_MMISC_CTL_MSA_OR_UNA_EN | V5_MMISC_CTL_NON_BLOCKING_EN)
  63. /* nds mcache_ctl register*/
  64. #define V5_MCACHE_CTL_IC_EN_OFFSET 0
  65. #define V5_MCACHE_CTL_DC_EN_OFFSET 1
  66. #define V5_MCACHE_CTL_IC_ECCEN_OFFSET 2
  67. #define V5_MCACHE_CTL_DC_ECCEN_OFFSET 4
  68. #define V5_MCACHE_CTL_IC_RWECC_OFFSET 6
  69. #define V5_MCACHE_CTL_DC_RWECC_OFFSET 7
  70. #define V5_MCACHE_CTL_CCTL_SUEN_OFFSET 8
  71. /*nds cctl command*/
  72. #define V5_UCCTL_L1D_WBINVAL_ALL 6
  73. #define V5_UCCTL_L1D_WB_ALL 7
  74. #define V5_MCACHE_CTL_IC_EN (1UL << V5_MCACHE_CTL_IC_EN_OFFSET)
  75. #define V5_MCACHE_CTL_DC_EN (1UL << V5_MCACHE_CTL_DC_EN_OFFSET)
  76. #define V5_MCACHE_CTL_IC_RWECC (1UL << V5_MCACHE_CTL_IC_RWECC_OFFSET)
  77. #define V5_MCACHE_CTL_DC_RWECC (1UL << V5_MCACHE_CTL_DC_RWECC_OFFSET)
  78. #define V5_MCACHE_CTL_CCTL_SUEN (1UL << V5_MCACHE_CTL_CCTL_SUEN_OFFSET)
  79. #define V5_MCACHE_CTL_MASK (V5_MCACHE_CTL_IC_EN | V5_MCACHE_CTL_DC_EN \
  80. | V5_MCACHE_CTL_IC_RWECC | V5_MCACHE_CTL_DC_RWECC \
  81. | V5_MCACHE_CTL_CCTL_SUEN | V5_MCACHE_CTL_L1I_PREFETCH_EN \
  82. | V5_MCACHE_CTL_L1D_PREFETCH_EN | V5_MCACHE_CTL_DC_WAROUND_1_EN \
  83. | V5_MCACHE_CTL_DC_WAROUND_2_EN)
  84. #define V5_L2C_CTL_OFFSET 0x8
  85. #define V5_L2C_CTL_ENABLE_OFFSET 0
  86. #define V5_L2C_CTL_IPFDPT_OFFSET 3
  87. #define V5_L2C_CTL_DPFDPT_OFFSET 5
  88. #define V5_L2C_CTL_TRAMOCTL_OFFSET 8
  89. #define V5_L2C_CTL_TRAMICTL_OFFSET 10
  90. #define V5_L2C_CTL_DRAMOCTL_OFFSET 11
  91. #define V5_L2C_CTL_DRAMICTL_OFFSET 13
  92. #define V5_L2C_CTL_ENABLE_MASK (1UL << V5_L2C_CTL_ENABLE_OFFSET)
  93. #define V5_L2C_CTL_IPFDPT_MASK (3UL << V5_L2C_CTL_IPFDPT_OFFSET)
  94. #define V5_L2C_CTL_DPFDPT_MASK (3UL << V5_L2C_CTL_DPFDPT_OFFSET)
  95. #define V5_L2C_CTL_TRAMOCTL_MASK (3UL << V5_L2C_CTL_TRAMOCTL_OFFSET)
  96. #define V5_L2C_CTL_TRAMICTL_MASK (1UL << V5_L2C_CTL_TRAMICTL_OFFSET)
  97. #define V5_L2C_CTL_DRAMOCTL_MASK (3UL << V5_L2C_CTL_DRAMOCTL_OFFSET)
  98. #define V5_L2C_CTL_DRAMICTL_MASK (1UL << V5_L2C_CTL_DRAMICTL_OFFSET)
  99. #endif /* _AE350_PLATFORM_H_ */