fdt_irqchip_plic.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174
  1. /*
  2. * SPDX-License-Identifier: BSD-2-Clause
  3. *
  4. * Copyright (c) 2020 Western Digital Corporation or its affiliates.
  5. *
  6. * Authors:
  7. * Anup Patel <anup.patel@wdc.com>
  8. */
  9. #include <libfdt.h>
  10. #include <sbi/riscv_asm.h>
  11. #include <sbi/riscv_io.h>
  12. #include <sbi/sbi_error.h>
  13. #include <sbi/sbi_hartmask.h>
  14. #include <sbi_utils/fdt/fdt_helper.h>
  15. #include <sbi_utils/irqchip/fdt_irqchip.h>
  16. #include <sbi_utils/irqchip/plic.h>
  17. #define PLIC_MAX_NR 16
  18. static unsigned long plic_count = 0;
  19. static struct plic_data plic[PLIC_MAX_NR];
  20. static struct plic_data *plic_hartid2data[SBI_HARTMASK_MAX_BITS];
  21. static int plic_hartid2context[SBI_HARTMASK_MAX_BITS][2];
  22. void fdt_plic_priority_save(u8 *priority)
  23. {
  24. struct plic_data *plic = plic_hartid2data[current_hartid()];
  25. plic_priority_save(plic, priority);
  26. }
  27. void fdt_plic_priority_restore(const u8 *priority)
  28. {
  29. struct plic_data *plic = plic_hartid2data[current_hartid()];
  30. plic_priority_restore(plic, priority);
  31. }
  32. void fdt_plic_context_save(bool smode, u32 *enable, u32 *threshold)
  33. {
  34. u32 hartid = current_hartid();
  35. plic_context_save(plic_hartid2data[hartid],
  36. plic_hartid2context[hartid][smode],
  37. enable, threshold);
  38. }
  39. void fdt_plic_context_restore(bool smode, const u32 *enable, u32 threshold)
  40. {
  41. u32 hartid = current_hartid();
  42. plic_context_restore(plic_hartid2data[hartid],
  43. plic_hartid2context[hartid][smode],
  44. enable, threshold);
  45. }
  46. static int irqchip_plic_warm_init(void)
  47. {
  48. u32 hartid = current_hartid();
  49. return plic_warm_irqchip_init(plic_hartid2data[hartid],
  50. plic_hartid2context[hartid][0],
  51. plic_hartid2context[hartid][1]);
  52. }
  53. static int irqchip_plic_update_hartid_table(void *fdt, int nodeoff,
  54. struct plic_data *pd)
  55. {
  56. const fdt32_t *val;
  57. u32 phandle, hwirq, hartid;
  58. int i, err, count, cpu_offset, cpu_intc_offset;
  59. val = fdt_getprop(fdt, nodeoff, "interrupts-extended", &count);
  60. if (!val || count < sizeof(fdt32_t))
  61. return SBI_EINVAL;
  62. count = count / sizeof(fdt32_t);
  63. for (i = 0; i < count; i += 2) {
  64. phandle = fdt32_to_cpu(val[i]);
  65. hwirq = fdt32_to_cpu(val[i + 1]);
  66. cpu_intc_offset = fdt_node_offset_by_phandle(fdt, phandle);
  67. if (cpu_intc_offset < 0)
  68. continue;
  69. cpu_offset = fdt_parent_offset(fdt, cpu_intc_offset);
  70. if (cpu_offset < 0)
  71. continue;
  72. err = fdt_parse_hart_id(fdt, cpu_offset, &hartid);
  73. if (err)
  74. continue;
  75. if (SBI_HARTMASK_MAX_BITS <= hartid)
  76. continue;
  77. plic_hartid2data[hartid] = pd;
  78. switch (hwirq) {
  79. case IRQ_M_EXT:
  80. plic_hartid2context[hartid][0] = i / 2;
  81. break;
  82. case IRQ_S_EXT:
  83. plic_hartid2context[hartid][1] = i / 2;
  84. break;
  85. }
  86. }
  87. return 0;
  88. }
  89. static int irqchip_plic_cold_init(void *fdt, int nodeoff,
  90. const struct fdt_match *match)
  91. {
  92. int i, rc;
  93. struct plic_data *pd;
  94. if (PLIC_MAX_NR <= plic_count)
  95. return SBI_ENOSPC;
  96. pd = &plic[plic_count++];
  97. rc = fdt_parse_plic_node(fdt, nodeoff, pd);
  98. if (rc)
  99. return rc;
  100. if (match->data) {
  101. void (*plic_plat_init)(struct plic_data *) = match->data;
  102. plic_plat_init(pd);
  103. }
  104. rc = plic_cold_irqchip_init(pd);
  105. if (rc)
  106. return rc;
  107. if (plic_count == 1) {
  108. for (i = 0; i < SBI_HARTMASK_MAX_BITS; i++) {
  109. plic_hartid2data[i] = NULL;
  110. plic_hartid2context[i][0] = -1;
  111. plic_hartid2context[i][1] = -1;
  112. }
  113. }
  114. return irqchip_plic_update_hartid_table(fdt, nodeoff, pd);
  115. }
  116. #define THEAD_PLIC_CTRL_REG 0x1ffffc
  117. static void thead_plic_plat_init(struct plic_data *pd)
  118. {
  119. writel_relaxed(BIT(0), (char *)pd->addr + THEAD_PLIC_CTRL_REG);
  120. }
  121. void thead_plic_restore(void)
  122. {
  123. struct plic_data *plic = plic_hartid2data[current_hartid()];
  124. thead_plic_plat_init(plic);
  125. }
  126. static const struct fdt_match irqchip_plic_match[] = {
  127. { .compatible = "riscv,plic0" },
  128. { .compatible = "sifive,plic-1.0.0" },
  129. { .compatible = "thead,c900-plic",
  130. .data = thead_plic_plat_init },
  131. { },
  132. };
  133. struct fdt_irqchip fdt_irqchip_plic = {
  134. .match_table = irqchip_plic_match,
  135. .cold_init = irqchip_plic_cold_init,
  136. .warm_init = irqchip_plic_warm_init,
  137. .exit = NULL,
  138. };