platform.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144
  1. /*
  2. * SPDX-License-Identifier: BSD-2-Clause
  3. *
  4. * Copyright (c) Nuclei Corporation or its affiliates.
  5. *
  6. * Authors:
  7. * lujun <lujun@nucleisys.com>
  8. * hqfang <578567190@qq.com>
  9. */
  10. #include <libfdt.h>
  11. #include <sbi/riscv_asm.h>
  12. #include <sbi/riscv_io.h>
  13. #include <sbi/riscv_encoding.h>
  14. #include <sbi/sbi_console.h>
  15. #include <sbi/sbi_const.h>
  16. #include <sbi/sbi_platform.h>
  17. #include <sbi_utils/fdt/fdt_fixup.h>
  18. #include <sbi_utils/irqchip/plic.h>
  19. #include <sbi_utils/serial/sifive-uart.h>
  20. #include <sbi_utils/sys/clint.h>
  21. /* clang-format off */
  22. #define UX600_HART_COUNT 1
  23. #define UX600_SYS_CLK 1000000000
  24. /* Nuclei timer base address */
  25. #define UX600_NUCLEI_TIMER_ADDR 0x2000000
  26. /* The clint compatiable timer offset is 0x1000 against nuclei timer */
  27. #define UX600_CLINT_TIMER_ADDR (UX600_NUCLEI_TIMER_ADDR + 0x1000)
  28. #define UX600_PLIC_ADDR 0x8000000
  29. #define UX600_PLIC_NUM_SOURCES 0x35
  30. #define UX600_PLIC_NUM_PRIORITIES 7
  31. #define UX600_UART0_ADDR 0x10013000
  32. #define UX600_UART1_ADDR 0x10023000
  33. #define UX600_DEBUG_UART UX600_UART0_ADDR
  34. #define UX600_UART_BAUDRATE 115200
  35. /* clang-format on */
  36. static void ux600_modify_dt(void *fdt)
  37. {
  38. fdt_fixups(fdt);
  39. }
  40. static int ux600_final_init(bool cold_boot)
  41. {
  42. void *fdt;
  43. if (!cold_boot)
  44. return 0;
  45. fdt = sbi_scratch_thishart_arg1_ptr();
  46. ux600_modify_dt(fdt);
  47. return 0;
  48. }
  49. static int ux600_console_init(void)
  50. {
  51. return sifive_uart_init(UX600_DEBUG_UART, UX600_SYS_CLK,
  52. UX600_UART_BAUDRATE);
  53. }
  54. static int ux600_irqchip_init(bool cold_boot)
  55. {
  56. int rc;
  57. u32 hartid = current_hartid();
  58. if (cold_boot) {
  59. rc = plic_cold_irqchip_init(UX600_PLIC_ADDR,
  60. UX600_PLIC_NUM_SOURCES,
  61. UX600_HART_COUNT);
  62. if (rc)
  63. return rc;
  64. }
  65. return plic_warm_irqchip_init(hartid, (hartid) ? (2 * hartid - 1) : 0,
  66. (hartid) ? (2 * hartid) : -1);
  67. }
  68. static int ux600_ipi_init(bool cold_boot)
  69. {
  70. int rc;
  71. if (cold_boot) {
  72. rc = clint_cold_ipi_init(UX600_CLINT_TIMER_ADDR, UX600_HART_COUNT);
  73. if (rc)
  74. return rc;
  75. }
  76. return clint_warm_ipi_init();
  77. }
  78. static int ux600_timer_init(bool cold_boot)
  79. {
  80. int rc;
  81. if (cold_boot) {
  82. rc = clint_cold_timer_init(UX600_CLINT_TIMER_ADDR,
  83. UX600_HART_COUNT, TRUE);
  84. if (rc)
  85. return rc;
  86. }
  87. return clint_warm_timer_init();
  88. }
  89. static int ux600_system_reset(u32 type)
  90. {
  91. /* For now nothing to do. */
  92. return 0;
  93. }
  94. const struct sbi_platform_operations platform_ops = {
  95. .final_init = ux600_final_init,
  96. .console_putc = sifive_uart_putc,
  97. .console_getc = sifive_uart_getc,
  98. .console_init = ux600_console_init,
  99. .irqchip_init = ux600_irqchip_init,
  100. .ipi_send = clint_ipi_send,
  101. .ipi_clear = clint_ipi_clear,
  102. .ipi_init = ux600_ipi_init,
  103. .timer_value = clint_timer_value,
  104. .timer_event_stop = clint_timer_event_stop,
  105. .timer_event_start = clint_timer_event_start,
  106. .timer_init = ux600_timer_init,
  107. .system_reset = ux600_system_reset
  108. };
  109. const struct sbi_platform platform = {
  110. .opensbi_version = OPENSBI_VERSION,
  111. .platform_version = SBI_PLATFORM_VERSION(0x0U, 0x01U),
  112. .name = "Nuclei UX600",
  113. .features = SBI_PLATFORM_DEFAULT_FEATURES,
  114. .hart_count = UX600_HART_COUNT,
  115. .hart_stack_size = SBI_PLATFORM_DEFAULT_HART_STACK_SIZE,
  116. .platform_ops_addr = (unsigned long)&platform_ops
  117. };