fdt_pmu.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117
  1. // SPDX-License-Identifier: BSD-2-Clause
  2. /*
  3. * fdt_pmu.c - Flat Device Tree PMU helper routines
  4. *
  5. * Copyright (c) 2021 Western Digital Corporation or its affiliates.
  6. *
  7. * Authors:
  8. * Atish Patra <atish.patra@wdc.com>
  9. */
  10. #include <libfdt.h>
  11. #include <sbi/sbi_hart.h>
  12. #include <sbi/sbi_error.h>
  13. #include <sbi/sbi_pmu.h>
  14. #include <sbi_utils/fdt/fdt_helper.h>
  15. #define FDT_PMU_HW_EVENT_MAX (SBI_PMU_HW_EVENT_MAX * 2)
  16. struct fdt_pmu_hw_event_select {
  17. uint32_t eidx;
  18. uint64_t select;
  19. };
  20. static struct fdt_pmu_hw_event_select fdt_pmu_evt_select[FDT_PMU_HW_EVENT_MAX] = {0};
  21. static uint32_t hw_event_count;
  22. uint64_t fdt_pmu_get_select_value(uint32_t event_idx)
  23. {
  24. int i;
  25. struct fdt_pmu_hw_event_select *event;
  26. for (i = 0; i < SBI_PMU_HW_EVENT_MAX; i++) {
  27. event = &fdt_pmu_evt_select[i];
  28. if (event->eidx == event_idx)
  29. return event->select;
  30. }
  31. return 0;
  32. }
  33. int fdt_pmu_fixup(void *fdt)
  34. {
  35. int pmu_offset;
  36. struct sbi_scratch *scratch = sbi_scratch_thishart_ptr();
  37. if (!fdt)
  38. return SBI_EINVAL;
  39. pmu_offset = fdt_node_offset_by_compatible(fdt, -1, "riscv,pmu");
  40. if (pmu_offset < 0)
  41. return SBI_EFAIL;
  42. fdt_delprop(fdt, pmu_offset, "riscv,event-to-mhpmcounters");
  43. fdt_delprop(fdt, pmu_offset, "riscv,event-to-mhpmevent");
  44. fdt_delprop(fdt, pmu_offset, "riscv,raw-event-to-mhpmcounters");
  45. if (!sbi_hart_has_feature(scratch, SBI_HART_HAS_SSCOFPMF))
  46. fdt_delprop(fdt, pmu_offset, "interrupts-extended");
  47. return 0;
  48. }
  49. int fdt_pmu_setup(void *fdt)
  50. {
  51. int i, pmu_offset, len, result;
  52. const u32 *event_val;
  53. const u32 *event_ctr_map;
  54. struct fdt_pmu_hw_event_select *event;
  55. uint64_t raw_selector, select_mask;
  56. u32 event_idx_start, event_idx_end, ctr_map;
  57. if (!fdt)
  58. return SBI_EINVAL;
  59. pmu_offset = fdt_node_offset_by_compatible(fdt, -1, "riscv,pmu");
  60. if (pmu_offset < 0)
  61. return SBI_EFAIL;
  62. event_ctr_map = fdt_getprop(fdt, pmu_offset, "riscv,event-to-mhpmcounters", &len);
  63. if (!event_ctr_map || len < 8)
  64. return SBI_EFAIL;
  65. len = len / (sizeof(u32) * 3);
  66. for (i = 0; i < len; i++) {
  67. event_idx_start = fdt32_to_cpu(event_ctr_map[3 * i]);
  68. event_idx_end = fdt32_to_cpu(event_ctr_map[3 * i + 1]);
  69. ctr_map = fdt32_to_cpu(event_ctr_map[3 * i + 2]);
  70. sbi_pmu_add_hw_event_counter_map(event_idx_start, event_idx_end, ctr_map);
  71. }
  72. event_val = fdt_getprop(fdt, pmu_offset, "riscv,event-to-mhpmevent", &len);
  73. if (!event_val || len < 8)
  74. return SBI_EFAIL;
  75. len = len / (sizeof(u32) * 3);
  76. for (i = 0; i < len; i++) {
  77. event = &fdt_pmu_evt_select[hw_event_count];
  78. event->eidx = fdt32_to_cpu(event_val[3 * i]);
  79. event->select = fdt32_to_cpu(event_val[3 * i + 1]);
  80. event->select = (event->select << 32) | fdt32_to_cpu(event_val[3 * i + 2]);
  81. hw_event_count++;
  82. }
  83. event_val = fdt_getprop(fdt, pmu_offset, "riscv,raw-event-to-mhpmcounters", &len);
  84. if (!event_val || len < 20)
  85. return SBI_EFAIL;
  86. len = len / (sizeof(u32) * 5);
  87. for (i = 0; i < len; i++) {
  88. raw_selector = fdt32_to_cpu(event_val[5 * i]);
  89. raw_selector = (raw_selector << 32) | fdt32_to_cpu(event_val[5 * i + 1]);
  90. select_mask = fdt32_to_cpu(event_val[5 * i + 2]);
  91. select_mask = (select_mask << 32) | fdt32_to_cpu(event_val[5 * i + 3]);
  92. ctr_map = fdt32_to_cpu(event_val[5 * i + 4]);
  93. result = sbi_pmu_add_raw_event_counter_map(raw_selector, select_mask, ctr_map);
  94. if (!result)
  95. hw_event_count++;
  96. }
  97. return 0;
  98. }