sbi_ecall_interface.h 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251
  1. /*
  2. * SPDX-License-Identifier: BSD-2-Clause
  3. *
  4. * Copyright (c) 2019 Western Digital Corporation or its affiliates.
  5. *
  6. * Authors:
  7. * Anup Patel <anup.patel@wdc.com>
  8. */
  9. #ifndef __SBI_ECALL_INTERFACE_H__
  10. #define __SBI_ECALL_INTERFACE_H__
  11. /* clang-format off */
  12. /* SBI Extension IDs */
  13. #define SBI_EXT_0_1_SET_TIMER 0x0
  14. #define SBI_EXT_0_1_CONSOLE_PUTCHAR 0x1
  15. #define SBI_EXT_0_1_CONSOLE_GETCHAR 0x2
  16. #define SBI_EXT_0_1_CLEAR_IPI 0x3
  17. #define SBI_EXT_0_1_SEND_IPI 0x4
  18. #define SBI_EXT_0_1_REMOTE_FENCE_I 0x5
  19. #define SBI_EXT_0_1_REMOTE_SFENCE_VMA 0x6
  20. #define SBI_EXT_0_1_REMOTE_SFENCE_VMA_ASID 0x7
  21. #define SBI_EXT_0_1_SHUTDOWN 0x8
  22. #define SBI_EXT_BASE 0x10
  23. #define SBI_EXT_TIME 0x54494D45
  24. #define SBI_EXT_IPI 0x735049
  25. #define SBI_EXT_RFENCE 0x52464E43
  26. #define SBI_EXT_HSM 0x48534D
  27. #define SBI_EXT_SRST 0x53525354
  28. #define SBI_EXT_PMU 0x504D55
  29. /* SBI function IDs for BASE extension*/
  30. #define SBI_EXT_BASE_GET_SPEC_VERSION 0x0
  31. #define SBI_EXT_BASE_GET_IMP_ID 0x1
  32. #define SBI_EXT_BASE_GET_IMP_VERSION 0x2
  33. #define SBI_EXT_BASE_PROBE_EXT 0x3
  34. #define SBI_EXT_BASE_GET_MVENDORID 0x4
  35. #define SBI_EXT_BASE_GET_MARCHID 0x5
  36. #define SBI_EXT_BASE_GET_MIMPID 0x6
  37. /* SBI function IDs for TIME extension*/
  38. #define SBI_EXT_TIME_SET_TIMER 0x0
  39. /* SBI function IDs for IPI extension*/
  40. #define SBI_EXT_IPI_SEND_IPI 0x0
  41. /* SBI function IDs for RFENCE extension*/
  42. #define SBI_EXT_RFENCE_REMOTE_FENCE_I 0x0
  43. #define SBI_EXT_RFENCE_REMOTE_SFENCE_VMA 0x1
  44. #define SBI_EXT_RFENCE_REMOTE_SFENCE_VMA_ASID 0x2
  45. #define SBI_EXT_RFENCE_REMOTE_HFENCE_GVMA_VMID 0x3
  46. #define SBI_EXT_RFENCE_REMOTE_HFENCE_GVMA 0x4
  47. #define SBI_EXT_RFENCE_REMOTE_HFENCE_VVMA_ASID 0x5
  48. #define SBI_EXT_RFENCE_REMOTE_HFENCE_VVMA 0x6
  49. /* SBI function IDs for HSM extension */
  50. #define SBI_EXT_HSM_HART_START 0x0
  51. #define SBI_EXT_HSM_HART_STOP 0x1
  52. #define SBI_EXT_HSM_HART_GET_STATUS 0x2
  53. #define SBI_EXT_HSM_HART_SUSPEND 0x3
  54. #define SBI_HSM_STATE_STARTED 0x0
  55. #define SBI_HSM_STATE_STOPPED 0x1
  56. #define SBI_HSM_STATE_START_PENDING 0x2
  57. #define SBI_HSM_STATE_STOP_PENDING 0x3
  58. #define SBI_HSM_STATE_SUSPENDED 0x4
  59. #define SBI_HSM_STATE_SUSPEND_PENDING 0x5
  60. #define SBI_HSM_STATE_RESUME_PENDING 0x6
  61. #define SBI_HSM_SUSP_BASE_MASK 0x7fffffff
  62. #define SBI_HSM_SUSP_NON_RET_BIT 0x80000000
  63. #define SBI_HSM_SUSP_PLAT_BASE 0x10000000
  64. #define SBI_HSM_SUSPEND_RET_DEFAULT 0x00000000
  65. #define SBI_HSM_SUSPEND_RET_PLATFORM SBI_HSM_SUSP_PLAT_BASE
  66. #define SBI_HSM_SUSPEND_RET_LAST SBI_HSM_SUSP_BASE_MASK
  67. #define SBI_HSM_SUSPEND_NON_RET_DEFAULT SBI_HSM_SUSP_NON_RET_BIT
  68. #define SBI_HSM_SUSPEND_NON_RET_PLATFORM (SBI_HSM_SUSP_NON_RET_BIT | \
  69. SBI_HSM_SUSP_PLAT_BASE)
  70. #define SBI_HSM_SUSPEND_NON_RET_LAST (SBI_HSM_SUSP_NON_RET_BIT | \
  71. SBI_HSM_SUSP_BASE_MASK)
  72. /* SBI function IDs for SRST extension */
  73. #define SBI_EXT_SRST_RESET 0x0
  74. #define SBI_SRST_RESET_TYPE_SHUTDOWN 0x0
  75. #define SBI_SRST_RESET_TYPE_COLD_REBOOT 0x1
  76. #define SBI_SRST_RESET_TYPE_WARM_REBOOT 0x2
  77. #define SBI_SRST_RESET_TYPE_LAST SBI_SRST_RESET_TYPE_WARM_REBOOT
  78. #define SBI_SRST_RESET_REASON_NONE 0x0
  79. #define SBI_SRST_RESET_REASON_SYSFAIL 0x1
  80. /* SBI function IDs for PMU extension */
  81. #define SBI_EXT_PMU_NUM_COUNTERS 0x0
  82. #define SBI_EXT_PMU_COUNTER_GET_INFO 0x1
  83. #define SBI_EXT_PMU_COUNTER_CFG_MATCH 0x2
  84. #define SBI_EXT_PMU_COUNTER_START 0x3
  85. #define SBI_EXT_PMU_COUNTER_STOP 0x4
  86. #define SBI_EXT_PMU_COUNTER_FW_READ 0x5
  87. /** General pmu event codes specified in SBI PMU extension */
  88. enum sbi_pmu_hw_generic_events_t {
  89. SBI_PMU_HW_NO_EVENT = 0,
  90. SBI_PMU_HW_CPU_CYCLES = 1,
  91. SBI_PMU_HW_INSTRUCTIONS = 2,
  92. SBI_PMU_HW_CACHE_REFERENCES = 3,
  93. SBI_PMU_HW_CACHE_MISSES = 4,
  94. SBI_PMU_HW_BRANCH_INSTRUCTIONS = 5,
  95. SBI_PMU_HW_BRANCH_MISSES = 6,
  96. SBI_PMU_HW_BUS_CYCLES = 7,
  97. SBI_PMU_HW_STALLED_CYCLES_FRONTEND = 8,
  98. SBI_PMU_HW_STALLED_CYCLES_BACKEND = 9,
  99. SBI_PMU_HW_REF_CPU_CYCLES = 10,
  100. SBI_PMU_HW_GENERAL_MAX,
  101. };
  102. /**
  103. * Generalized hardware cache events:
  104. *
  105. * { L1-D, L1-I, LLC, ITLB, DTLB, BPU, NODE } x
  106. * { read, write, prefetch } x
  107. * { accesses, misses }
  108. */
  109. enum sbi_pmu_hw_cache_id {
  110. SBI_PMU_HW_CACHE_L1D = 0,
  111. SBI_PMU_HW_CACHE_L1I = 1,
  112. SBI_PMU_HW_CACHE_LL = 2,
  113. SBI_PMU_HW_CACHE_DTLB = 3,
  114. SBI_PMU_HW_CACHE_ITLB = 4,
  115. SBI_PMU_HW_CACHE_BPU = 5,
  116. SBI_PMU_HW_CACHE_NODE = 6,
  117. SBI_PMU_HW_CACHE_MAX,
  118. };
  119. enum sbi_pmu_hw_cache_op_id {
  120. SBI_PMU_HW_CACHE_OP_READ = 0,
  121. SBI_PMU_HW_CACHE_OP_WRITE = 1,
  122. SBI_PMU_HW_CACHE_OP_PREFETCH = 2,
  123. SBI_PMU_HW_CACHE_OP_MAX,
  124. };
  125. enum sbi_pmu_hw_cache_op_result_id {
  126. SBI_PMU_HW_CACHE_RESULT_ACCESS = 0,
  127. SBI_PMU_HW_CACHE_RESULT_MISS = 1,
  128. SBI_PMU_HW_CACHE_RESULT_MAX,
  129. };
  130. /**
  131. * Special "firmware" events provided by the OpenSBI, even if the hardware
  132. * does not support performance events. These events are encoded as a raw
  133. * event type in Linux kernel perf framework.
  134. */
  135. enum sbi_pmu_fw_event_code_id {
  136. SBI_PMU_FW_MISALIGNED_LOAD = 0,
  137. SBI_PMU_FW_MISALIGNED_STORE = 1,
  138. SBI_PMU_FW_ACCESS_LOAD = 2,
  139. SBI_PMU_FW_ACCESS_STORE = 3,
  140. SBI_PMU_FW_ILLEGAL_INSN = 4,
  141. SBI_PMU_FW_SET_TIMER = 5,
  142. SBI_PMU_FW_IPI_SENT = 6,
  143. SBI_PMU_FW_IPI_RECVD = 7,
  144. SBI_PMU_FW_FENCE_I_SENT = 8,
  145. SBI_PMU_FW_FENCE_I_RECVD = 9,
  146. SBI_PMU_FW_SFENCE_VMA_SENT = 10,
  147. SBI_PMU_FW_SFENCE_VMA_RCVD = 11,
  148. SBI_PMU_FW_SFENCE_VMA_ASID_SENT = 12,
  149. SBI_PMU_FW_SFENCE_VMA_ASID_RCVD = 13,
  150. SBI_PMU_FW_HFENCE_GVMA_SENT = 14,
  151. SBI_PMU_FW_HFENCE_GVMA_RCVD = 15,
  152. SBI_PMU_FW_HFENCE_GVMA_VMID_SENT = 16,
  153. SBI_PMU_FW_HFENCE_GVMA_VMID_RCVD = 17,
  154. SBI_PMU_FW_HFENCE_VVMA_SENT = 18,
  155. SBI_PMU_FW_HFENCE_VVMA_RCVD = 19,
  156. SBI_PMU_FW_HFENCE_VVMA_ASID_SENT = 20,
  157. SBI_PMU_FW_HFENCE_VVMA_ASID_RCVD = 21,
  158. SBI_PMU_FW_MAX,
  159. };
  160. /** SBI PMU event idx type */
  161. enum sbi_pmu_event_type_id {
  162. SBI_PMU_EVENT_TYPE_HW = 0x0,
  163. SBI_PMU_EVENT_TYPE_HW_CACHE = 0x1,
  164. SBI_PMU_EVENT_TYPE_HW_RAW = 0x2,
  165. SBI_PMU_EVENT_TYPE_FW = 0xf,
  166. SBI_PMU_EVENT_TYPE_MAX,
  167. };
  168. /** SBI PMU counter type */
  169. enum sbi_pmu_ctr_type {
  170. SBI_PMU_CTR_TYPE_HW = 0,
  171. SBI_PMU_CTR_TYPE_FW,
  172. };
  173. /* Helper macros to decode event idx */
  174. #define SBI_PMU_EVENT_IDX_OFFSET 20
  175. #define SBI_PMU_EVENT_IDX_MASK 0xFFFFF
  176. #define SBI_PMU_EVENT_IDX_CODE_MASK 0xFFFF
  177. #define SBI_PMU_EVENT_IDX_TYPE_MASK 0xF0000
  178. #define SBI_PMU_EVENT_RAW_IDX 0x20000
  179. #define SBI_PMU_EVENT_IDX_INVALID 0xFFFFFFFF
  180. /* Flags defined for config matching function */
  181. #define SBI_PMU_CFG_FLAG_SKIP_MATCH (1 << 0)
  182. #define SBI_PMU_CFG_FLAG_CLEAR_VALUE (1 << 1)
  183. #define SBI_PMU_CFG_FLAG_AUTO_START (1 << 2)
  184. #define SBI_PMU_CFG_FLAG_SET_VUINH (1 << 3)
  185. #define SBI_PMU_CFG_FLAG_SET_VSINH (1 << 4)
  186. #define SBI_PMU_CFG_FLAG_SET_UINH (1 << 5)
  187. #define SBI_PMU_CFG_FLAG_SET_SINH (1 << 6)
  188. #define SBI_PMU_CFG_FLAG_SET_MINH (1 << 7)
  189. /* Flags defined for counter start function */
  190. #define SBI_PMU_START_FLAG_SET_INIT_VALUE (1 << 0)
  191. /* Flags defined for counter stop function */
  192. #define SBI_PMU_STOP_FLAG_RESET (1 << 0)
  193. /* SBI base specification related macros */
  194. #define SBI_SPEC_VERSION_MAJOR_OFFSET 24
  195. #define SBI_SPEC_VERSION_MAJOR_MASK 0x7f
  196. #define SBI_SPEC_VERSION_MINOR_MASK 0xffffff
  197. #define SBI_EXT_VENDOR_START 0x09000000
  198. #define SBI_EXT_VENDOR_END 0x09FFFFFF
  199. #define SBI_EXT_FIRMWARE_START 0x0A000000
  200. #define SBI_EXT_FIRMWARE_END 0x0AFFFFFF
  201. /* SBI return error codes */
  202. #define SBI_SUCCESS 0
  203. #define SBI_ERR_FAILED -1
  204. #define SBI_ERR_NOT_SUPPORTED -2
  205. #define SBI_ERR_INVALID_PARAM -3
  206. #define SBI_ERR_DENIED -4
  207. #define SBI_ERR_INVALID_ADDRESS -5
  208. #define SBI_ERR_ALREADY_AVAILABLE -6
  209. #define SBI_ERR_ALREADY_STARTED -7
  210. #define SBI_ERR_ALREADY_STOPPED -8
  211. #define SBI_LAST_ERR SBI_ERR_ALREADY_STOPPED
  212. /* clang-format on */
  213. #endif