123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214 |
- /*
- * SPDX-License-Identifier: BSD-2-Clause
- *
- * Copyright (c) 2019 Western Digital Corporation or its affiliates.
- *
- * Authors:
- * Atish Patra <atish.patra@wdc.com>
- */
- #include <libfdt.h>
- #include <fdt.h>
- #include <sbi/riscv_encoding.h>
- #include <sbi/sbi_const.h>
- #include <sbi/sbi_hart.h>
- #include <sbi/sbi_console.h>
- #include <sbi/sbi_platform.h>
- #include <sbi/riscv_io.h>
- #include <plat/irqchip/plic.h>
- #include <plat/serial/sifive-uart.h>
- #include <plat/sys/clint.h>
- /* clang-format off */
- #define FU540_HART_COUNT 5
- #define FU540_HART_STACK_SIZE 8192
- #define FU540_SYS_CLK 1000000000
- #define FU540_CLINT_ADDR 0x2000000
- #define FU540_PLIC_ADDR 0xc000000
- #define FU540_PLIC_NUM_SOURCES 0x35
- #define FU540_PLIC_NUM_PRIORITIES 7
- #define FU540_UART0_ADDR 0x10010000
- #define FU540_UART1_ADDR 0x10011000
- #define FU540_UART_BAUDRATE 115200
- /**
- * The FU540 SoC has 5 HARTs but HART ID 0 doesn't have S mode. enable only
- * HARTs 1 to 4.
- */
- #ifndef FU540_ENABLED_HART_MASK
- #define FU540_ENABLED_HART_MASK (1 << 1 | 1 << 2 | 1 << 3 | 1 << 4)
- #endif
- #define FU540_HARITD_DISABLED ~(FU540_ENABLED_HART_MASK)
- /* PRCI clock related macros */
- //TODO: Do we need a separate driver for this ?
- #define FU540_PRCI_BASE_ADDR 0x10000000
- #define FU540_PRCI_CLKMUXSTATUSREG 0x002C
- #define FU540_PRCI_CLKMUX_STATUS_TLCLKSEL (0x1 << 1)
- /* clang-format on */
- static void fu540_modify_dt(void *fdt)
- {
- u32 i, size;
- int chosen_offset, err;
- int cpu_offset;
- char cpu_node[32] = "";
- const char *mmu_type;
- for (i = 0; i < FU540_HART_COUNT; i++) {
- sbi_sprintf(cpu_node, "/cpus/cpu@%d", i);
- cpu_offset = fdt_path_offset(fdt, cpu_node);
- mmu_type = fdt_getprop(fdt, cpu_offset, "mmu-type", NULL);
- if (mmu_type && (!strcmp(mmu_type, "riscv,sv39") ||
- !strcmp(mmu_type, "riscv,sv48")))
- continue;
- else
- fdt_setprop_string(fdt, cpu_offset, "status", "masked");
- memset(cpu_node, 0, sizeof(cpu_node));
- }
- size = fdt_totalsize(fdt);
- err = fdt_open_into(fdt, fdt, size + 256);
- if (err < 0)
- sbi_printf(
- "Device Tree can't be expanded to accmodate new node");
- chosen_offset = fdt_path_offset(fdt, "/chosen");
- fdt_setprop_string(fdt, chosen_offset, "stdout-path",
- "/soc/serial@10010000:115200");
- plic_fdt_fixup(fdt, "riscv,plic0");
- }
- static int fu540_final_init(bool cold_boot)
- {
- void *fdt;
- if (!cold_boot)
- return 0;
- fdt = sbi_scratch_thishart_arg1_ptr();
- fu540_modify_dt(fdt);
- return 0;
- }
- static u32 fu540_pmp_region_count(u32 hartid)
- {
- return 1;
- }
- static int fu540_pmp_region_info(u32 hartid, u32 index, ulong *prot,
- ulong *addr, ulong *log2size)
- {
- int ret = 0;
- switch (index) {
- case 0:
- *prot = PMP_R | PMP_W | PMP_X;
- *addr = 0;
- *log2size = __riscv_xlen;
- break;
- default:
- ret = -1;
- break;
- };
- return ret;
- }
- static int fu540_console_init(void)
- {
- unsigned long peri_in_freq;
- if (readl((volatile void *)FU540_PRCI_BASE_ADDR +
- FU540_PRCI_CLKMUXSTATUSREG) &
- FU540_PRCI_CLKMUX_STATUS_TLCLKSEL) {
- peri_in_freq = FU540_SYS_CLK;
- } else {
- peri_in_freq = FU540_SYS_CLK / 2;
- }
- return sifive_uart_init(FU540_UART0_ADDR, peri_in_freq,
- FU540_UART_BAUDRATE);
- }
- static int fu540_irqchip_init(bool cold_boot)
- {
- int rc;
- u32 hartid = sbi_current_hartid();
- if (cold_boot) {
- rc = plic_cold_irqchip_init(FU540_PLIC_ADDR,
- FU540_PLIC_NUM_SOURCES,
- FU540_HART_COUNT);
- if (rc)
- return rc;
- }
- return plic_warm_irqchip_init(hartid, (hartid) ? (2 * hartid - 1) : 0,
- (hartid) ? (2 * hartid) : -1);
- }
- static int fu540_ipi_init(bool cold_boot)
- {
- int rc;
- if (cold_boot) {
- rc = clint_cold_ipi_init(FU540_CLINT_ADDR, FU540_HART_COUNT);
- if (rc)
- return rc;
- }
- return clint_warm_ipi_init();
- }
- static int fu540_timer_init(bool cold_boot)
- {
- int rc;
- if (cold_boot) {
- rc = clint_cold_timer_init(FU540_CLINT_ADDR, FU540_HART_COUNT);
- if (rc)
- return rc;
- }
- return clint_warm_timer_init();
- }
- static int fu540_system_down(u32 type)
- {
- /* For now nothing to do. */
- return 0;
- }
- const struct sbi_platform platform = {
- .name = "SiFive Freedom U540",
- .features = SBI_PLATFORM_DEFAULT_FEATURES,
- .hart_count = FU540_HART_COUNT,
- .hart_stack_size = FU540_HART_STACK_SIZE,
- .disabled_hart_mask = FU540_HARITD_DISABLED,
- .pmp_region_count = fu540_pmp_region_count,
- .pmp_region_info = fu540_pmp_region_info,
- .final_init = fu540_final_init,
- .console_putc = sifive_uart_putc,
- .console_getc = sifive_uart_getc,
- .console_init = fu540_console_init,
- .irqchip_init = fu540_irqchip_init,
- .ipi_send = clint_ipi_send,
- .ipi_sync = clint_ipi_sync,
- .ipi_clear = clint_ipi_clear,
- .ipi_init = fu540_ipi_init,
- .timer_value = clint_timer_value,
- .timer_event_stop = clint_timer_event_stop,
- .timer_event_start = clint_timer_event_start,
- .timer_init = fu540_timer_init,
- .system_reboot = fu540_system_down,
- .system_shutdown = fu540_system_down
- };
|