12345678910111213141516171819202122232425262728293031323334 |
- From 3964436dc994402d9cc2c17c11f8ea9f8c3a93fd Mon Sep 17 00:00:00 2001
- From: "demin.han" <demin.han@starfivetech.com>
- Date: Wed, 15 Mar 2023 15:22:49 +0800
- Subject: [PATCH 30/30] [RISCV] default enable align-functions=16 and
- align-loops=8
- ---
- gcc/config/riscv/riscv.cc | 10 ++++++++++
- 1 file changed, 10 insertions(+)
- diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc
- index 050dce9c4e5..85983b32802 100644
- --- a/gcc/config/riscv/riscv.cc
- +++ b/gcc/config/riscv/riscv.cc
- @@ -6709,6 +6709,16 @@ riscv_option_override (void)
-
- /* Convert -march to a chunks count. */
- riscv_vector_chunks = riscv_convert_vector_bits ();
- + gcc_options *opts = &global_options;
- + if (!opts->x_optimize_size)
- + {
- + if (opts->x_flag_align_loops && !opts->x_str_align_loops)
- + opts->x_str_align_loops = "8";
- + if (opts->x_flag_align_jumps && !opts->x_str_align_jumps)
- + opts->x_str_align_jumps = "0";
- + if (opts->x_flag_align_functions && !opts->x_str_align_functions)
- + opts->x_str_align_functions = "16";
- + }
- }
-
- /* Implement TARGET_CONDITIONAL_REGISTER_USAGE. */
- --
- 2.25.1
|