0010-RISCV-Coding-bug-Fix-for-FSRIW.patch 736 B

12345678910111213141516171819202122232425
  1. From 0f7de0c56b144b5ea2c76289766e2ffd9dc212cc Mon Sep 17 00:00:00 2001
  2. From: LevyHsu <admin@levyhsu.com>
  3. Date: Thu, 10 Jun 2021 16:11:19 +0800
  4. Subject: [PATCH 10/28] [RISCV] Coding bug Fix for FSRIW
  5. ---
  6. include/opcode/riscv-opc.h | 2 +-
  7. 1 file changed, 1 insertion(+), 1 deletion(-)
  8. diff --git a/include/opcode/riscv-opc.h b/include/opcode/riscv-opc.h
  9. index 5bc9345178..3a86dfc17d 100644
  10. --- a/include/opcode/riscv-opc.h
  11. +++ b/include/opcode/riscv-opc.h
  12. @@ -659,7 +659,7 @@
  13. #define MASK_FSLW 0x600707f
  14. #define MATCH_FSRW 0x400503B
  15. #define MASK_FSRW 0x600707f
  16. -#define MATCH_FSRIW 0x400301b
  17. +#define MATCH_FSRIW 0x400501B
  18. #define MASK_FSRIW 0x600707f
  19. #define MATCH_SHFLW 0x800103b
  20. #define MASK_SHFLW 0xfe00707f
  21. --
  22. 2.33.0