123456789101112131415161718192021222324252627282930 |
- From edd72346d33d93a26117ba9097ffa3c120e62411 Mon Sep 17 00:00:00 2001
- From: Frank Chang <frank.chang@sifive.com>
- Date: Thu, 2 Jul 2020 13:34:56 +0800
- Subject: [PATCH 053/107] target/riscv: rvv-1.0: single-width saturating add
- and subtract instructions
- Sign-extend vsaddu.vi immediate value.
- Signed-off-by: Frank Chang <frank.chang@sifive.com>
- Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
- ---
- target/riscv/insn_trans/trans_rvv.c.inc | 2 +-
- 1 file changed, 1 insertion(+), 1 deletion(-)
- diff --git a/target/riscv/insn_trans/trans_rvv.c.inc b/target/riscv/insn_trans/trans_rvv.c.inc
- index ebbb415c17..715b09eda9 100644
- --- a/target/riscv/insn_trans/trans_rvv.c.inc
- +++ b/target/riscv/insn_trans/trans_rvv.c.inc
- @@ -2232,7 +2232,7 @@ GEN_OPIVX_TRANS(vsaddu_vx, opivx_check)
- GEN_OPIVX_TRANS(vsadd_vx, opivx_check)
- GEN_OPIVX_TRANS(vssubu_vx, opivx_check)
- GEN_OPIVX_TRANS(vssub_vx, opivx_check)
- -GEN_OPIVI_TRANS(vsaddu_vi, IMM_ZX, vsaddu_vx, opivx_check)
- +GEN_OPIVI_TRANS(vsaddu_vi, IMM_SX, vsaddu_vx, opivx_check)
- GEN_OPIVI_TRANS(vsadd_vi, IMM_SX, vsadd_vx, opivx_check)
-
- /* Vector Single-Width Averaging Add and Subtract */
- --
- 2.33.1
|