1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253 |
- From 97a90c01422b8bc1b685d15d6923a72221bb7275 Mon Sep 17 00:00:00 2001
- From: Chih-Min Chao <chihmin.chao@sifive.com>
- Date: Wed, 8 Jul 2020 00:32:02 -0700
- Subject: [PATCH 002/107] target/riscv: change the api for single/double
- fmin/fmax
- The sNaN propagation behavior has been changed since
- cd20cee7 in https://github.com/riscv/riscv-isa-manual
- Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
- ---
- target/riscv/fpu_helper.c | 8 ++++----
- 1 file changed, 4 insertions(+), 4 deletions(-)
- diff --git a/target/riscv/fpu_helper.c b/target/riscv/fpu_helper.c
- index 7c4ab92ecb..5d2cec3de3 100644
- --- a/target/riscv/fpu_helper.c
- +++ b/target/riscv/fpu_helper.c
- @@ -174,14 +174,14 @@ uint64_t helper_fmin_s(CPURISCVState *env, uint64_t rs1, uint64_t rs2)
- {
- float32 frs1 = check_nanbox_s(rs1);
- float32 frs2 = check_nanbox_s(rs2);
- - return nanbox_s(float32_minnum(frs1, frs2, &env->fp_status));
- + return nanbox_s(float32_minnum_noprop(frs1, frs2, &env->fp_status));
- }
-
- uint64_t helper_fmax_s(CPURISCVState *env, uint64_t rs1, uint64_t rs2)
- {
- float32 frs1 = check_nanbox_s(rs1);
- float32 frs2 = check_nanbox_s(rs2);
- - return nanbox_s(float32_maxnum(frs1, frs2, &env->fp_status));
- + return nanbox_s(float32_maxnum_noprop(frs1, frs2, &env->fp_status));
- }
-
- uint64_t helper_fsqrt_s(CPURISCVState *env, uint64_t rs1)
- @@ -283,12 +283,12 @@ uint64_t helper_fdiv_d(CPURISCVState *env, uint64_t frs1, uint64_t frs2)
-
- uint64_t helper_fmin_d(CPURISCVState *env, uint64_t frs1, uint64_t frs2)
- {
- - return float64_minnum(frs1, frs2, &env->fp_status);
- + return float64_minnum_noprop(frs1, frs2, &env->fp_status);
- }
-
- uint64_t helper_fmax_d(CPURISCVState *env, uint64_t frs1, uint64_t frs2)
- {
- - return float64_maxnum(frs1, frs2, &env->fp_status);
- + return float64_maxnum_noprop(frs1, frs2, &env->fp_status);
- }
-
- uint64_t helper_fcvt_s_d(CPURISCVState *env, uint64_t rs1)
- --
- 2.33.1
|