123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402 |
- /**@file
- Platform PEI driver
- Copyright (c) 2006 - 2016, Intel Corporation. All rights reserved.<BR>
- Copyright (c) 2011, Andrei Warkentin <andreiw@motorola.com>
- SPDX-License-Identifier: BSD-2-Clause-Patent
- **/
- //
- // The package level header files this module uses
- //
- #include <PiPei.h>
- //
- // The Library classes this module consumes
- //
- #include <Library/BaseMemoryLib.h>
- #include <Library/BaseLib.h>
- #include <Library/DebugLib.h>
- #include <Library/HobLib.h>
- #include <Library/IoLib.h>
- #include <Library/MemoryAllocationLib.h>
- #include <Library/PcdLib.h>
- #include <Library/PciLib.h>
- #include <Library/PeimEntryPoint.h>
- #include <Library/PeiServicesLib.h>
- #include <Library/QemuFwCfgLib.h>
- #include <Library/QemuFwCfgS3Lib.h>
- #include <Library/QemuFwCfgSimpleParserLib.h>
- #include <Library/ResourcePublicationLib.h>
- #include <Ppi/MasterBootMode.h>
- #include <IndustryStandard/I440FxPiix4.h>
- #include <IndustryStandard/Microvm.h>
- #include <IndustryStandard/Pci22.h>
- #include <IndustryStandard/Q35MchIch9.h>
- #include <IndustryStandard/QemuCpuHotplug.h>
- #include <Library/MemEncryptSevLib.h>
- #include <OvmfPlatforms.h>
- #include "Platform.h"
- EFI_PEI_PPI_DESCRIPTOR mPpiBootMode[] = {
- {
- EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,
- &gEfiPeiMasterBootModePpiGuid,
- NULL
- }
- };
- VOID
- MemMapInitialization (
- IN OUT EFI_HOB_PLATFORM_INFO *PlatformInfoHob
- )
- {
- RETURN_STATUS PcdStatus;
- PlatformMemMapInitialization (PlatformInfoHob);
- if (PlatformInfoHob->HostBridgeDevId == 0xffff /* microvm */) {
- return;
- }
- PcdStatus = PcdSet64S (PcdPciMmio32Base, PlatformInfoHob->PcdPciMmio32Base);
- ASSERT_RETURN_ERROR (PcdStatus);
- PcdStatus = PcdSet64S (PcdPciMmio32Size, PlatformInfoHob->PcdPciMmio32Size);
- ASSERT_RETURN_ERROR (PcdStatus);
- PcdStatus = PcdSet64S (PcdPciIoBase, PlatformInfoHob->PcdPciIoBase);
- ASSERT_RETURN_ERROR (PcdStatus);
- PcdStatus = PcdSet64S (PcdPciIoSize, PlatformInfoHob->PcdPciIoSize);
- ASSERT_RETURN_ERROR (PcdStatus);
- }
- STATIC
- VOID
- NoexecDxeInitialization (
- IN OUT EFI_HOB_PLATFORM_INFO *PlatformInfoHob
- )
- {
- RETURN_STATUS Status;
- Status = PlatformNoexecDxeInitialization (PlatformInfoHob);
- if (!RETURN_ERROR (Status)) {
- Status = PcdSetBoolS (PcdSetNxForStack, PlatformInfoHob->PcdSetNxForStack);
- ASSERT_RETURN_ERROR (Status);
- }
- }
- static const UINT8 EmptyFdt[] = {
- 0xd0, 0x0d, 0xfe, 0xed, 0x00, 0x00, 0x00, 0x48,
- 0x00, 0x00, 0x00, 0x38, 0x00, 0x00, 0x00, 0x48,
- 0x00, 0x00, 0x00, 0x28, 0x00, 0x00, 0x00, 0x11,
- 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x00,
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10,
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
- 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00,
- 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x09,
- };
- VOID
- MicrovmInitialization (
- VOID
- )
- {
- FIRMWARE_CONFIG_ITEM FdtItem;
- UINTN FdtSize;
- UINTN FdtPages;
- EFI_STATUS Status;
- UINT64 *FdtHobData;
- VOID *NewBase;
- Status = QemuFwCfgFindFile ("etc/fdt", &FdtItem, &FdtSize);
- if (EFI_ERROR (Status)) {
- DEBUG ((DEBUG_INFO, "%a: no etc/fdt found in fw_cfg, using dummy\n", __FUNCTION__));
- FdtItem = 0;
- FdtSize = sizeof (EmptyFdt);
- }
- FdtPages = EFI_SIZE_TO_PAGES (FdtSize);
- NewBase = AllocatePages (FdtPages);
- if (NewBase == NULL) {
- DEBUG ((DEBUG_INFO, "%a: AllocatePages failed\n", __FUNCTION__));
- return;
- }
- if (FdtItem) {
- QemuFwCfgSelectItem (FdtItem);
- QemuFwCfgReadBytes (FdtSize, NewBase);
- } else {
- CopyMem (NewBase, EmptyFdt, FdtSize);
- }
- FdtHobData = BuildGuidHob (&gFdtHobGuid, sizeof (*FdtHobData));
- if (FdtHobData == NULL) {
- DEBUG ((DEBUG_INFO, "%a: BuildGuidHob failed\n", __FUNCTION__));
- return;
- }
- DEBUG ((
- DEBUG_INFO,
- "%a: fdt at 0x%x (size %d)\n",
- __FUNCTION__,
- NewBase,
- FdtSize
- ));
- *FdtHobData = (UINTN)NewBase;
- }
- VOID
- MiscInitializationForMicrovm (
- IN EFI_HOB_PLATFORM_INFO *PlatformInfoHob
- )
- {
- RETURN_STATUS PcdStatus;
- ASSERT (PlatformInfoHob->HostBridgeDevId == 0xffff);
- DEBUG ((DEBUG_INFO, "%a: microvm\n", __FUNCTION__));
- //
- // Disable A20 Mask
- //
- IoOr8 (0x92, BIT1);
- //
- // Build the CPU HOB with guest RAM size dependent address width and 16-bits
- // of IO space. (Side note: unlike other HOBs, the CPU HOB is needed during
- // S3 resume as well, so we build it unconditionally.)
- //
- BuildCpuHob (PlatformInfoHob->PhysMemAddressWidth, 16);
- MicrovmInitialization ();
- PcdStatus = PcdSet16S (
- PcdOvmfHostBridgePciDevId,
- MICROVM_PSEUDO_DEVICE_ID
- );
- ASSERT_RETURN_ERROR (PcdStatus);
- }
- VOID
- MiscInitialization (
- IN EFI_HOB_PLATFORM_INFO *PlatformInfoHob
- )
- {
- RETURN_STATUS PcdStatus;
- PlatformMiscInitialization (PlatformInfoHob);
- PcdStatus = PcdSet16S (PcdOvmfHostBridgePciDevId, PlatformInfoHob->HostBridgeDevId);
- ASSERT_RETURN_ERROR (PcdStatus);
- }
- VOID
- BootModeInitialization (
- IN OUT EFI_HOB_PLATFORM_INFO *PlatformInfoHob
- )
- {
- EFI_STATUS Status;
- if (PlatformCmosRead8 (0xF) == 0xFE) {
- PlatformInfoHob->BootMode = BOOT_ON_S3_RESUME;
- }
- PlatformCmosWrite8 (0xF, 0x00);
- Status = PeiServicesSetBootMode (PlatformInfoHob->BootMode);
- ASSERT_EFI_ERROR (Status);
- Status = PeiServicesInstallPpi (mPpiBootMode);
- ASSERT_EFI_ERROR (Status);
- }
- VOID
- ReserveEmuVariableNvStore (
- )
- {
- EFI_PHYSICAL_ADDRESS VariableStore;
- RETURN_STATUS PcdStatus;
- VariableStore = (EFI_PHYSICAL_ADDRESS)(UINTN)PlatformReserveEmuVariableNvStore ();
- PcdStatus = PcdSet64S (PcdEmuVariableNvStoreReserved, VariableStore);
- #ifdef SECURE_BOOT_FEATURE_ENABLED
- PlatformInitEmuVariableNvStore ((VOID *)(UINTN)VariableStore);
- #endif
- ASSERT_RETURN_ERROR (PcdStatus);
- }
- STATIC
- VOID
- S3Verification (
- IN EFI_HOB_PLATFORM_INFO *PlatformInfoHob
- )
- {
- #if defined (MDE_CPU_X64)
- if (PlatformInfoHob->SmmSmramRequire && PlatformInfoHob->S3Supported) {
- DEBUG ((
- DEBUG_ERROR,
- "%a: S3Resume2Pei doesn't support X64 PEI + SMM yet.\n",
- __FUNCTION__
- ));
- DEBUG ((
- DEBUG_ERROR,
- "%a: Please disable S3 on the QEMU command line (see the README),\n",
- __FUNCTION__
- ));
- DEBUG ((
- DEBUG_ERROR,
- "%a: or build OVMF with \"OvmfPkgIa32X64.dsc\".\n",
- __FUNCTION__
- ));
- ASSERT (FALSE);
- CpuDeadLoop ();
- }
- #endif
- }
- STATIC
- VOID
- Q35BoardVerification (
- IN EFI_HOB_PLATFORM_INFO *PlatformInfoHob
- )
- {
- if (PlatformInfoHob->HostBridgeDevId == INTEL_Q35_MCH_DEVICE_ID) {
- return;
- }
- DEBUG ((
- DEBUG_ERROR,
- "%a: no TSEG (SMRAM) on host bridge DID=0x%04x; "
- "only DID=0x%04x (Q35) is supported\n",
- __FUNCTION__,
- PlatformInfoHob->HostBridgeDevId,
- INTEL_Q35_MCH_DEVICE_ID
- ));
- ASSERT (FALSE);
- CpuDeadLoop ();
- }
- /**
- Fetch the boot CPU count and the possible CPU count from QEMU, and expose
- them to UefiCpuPkg modules. Set the MaxCpuCount field in PlatformInfoHob.
- **/
- VOID
- MaxCpuCountInitialization (
- IN OUT EFI_HOB_PLATFORM_INFO *PlatformInfoHob
- )
- {
- RETURN_STATUS PcdStatus;
- PlatformMaxCpuCountInitialization (PlatformInfoHob);
- PcdStatus = PcdSet32S (PcdCpuBootLogicalProcessorNumber, PlatformInfoHob->PcdCpuBootLogicalProcessorNumber);
- ASSERT_RETURN_ERROR (PcdStatus);
- PcdStatus = PcdSet32S (PcdCpuMaxLogicalProcessorNumber, PlatformInfoHob->PcdCpuMaxLogicalProcessorNumber);
- ASSERT_RETURN_ERROR (PcdStatus);
- }
- /**
- * @brief Builds PlatformInfo Hob
- */
- EFI_HOB_PLATFORM_INFO *
- BuildPlatformInfoHob (
- VOID
- )
- {
- EFI_HOB_PLATFORM_INFO PlatformInfoHob;
- EFI_HOB_GUID_TYPE *GuidHob;
- ZeroMem (&PlatformInfoHob, sizeof PlatformInfoHob);
- BuildGuidDataHob (&gUefiOvmfPkgPlatformInfoGuid, &PlatformInfoHob, sizeof (EFI_HOB_PLATFORM_INFO));
- GuidHob = GetFirstGuidHob (&gUefiOvmfPkgPlatformInfoGuid);
- return (EFI_HOB_PLATFORM_INFO *)GET_GUID_HOB_DATA (GuidHob);
- }
- /**
- Perform Platform PEI initialization.
- @param FileHandle Handle of the file being invoked.
- @param PeiServices Describes the list of possible PEI Services.
- @return EFI_SUCCESS The PEIM initialized successfully.
- **/
- EFI_STATUS
- EFIAPI
- InitializePlatform (
- IN EFI_PEI_FILE_HANDLE FileHandle,
- IN CONST EFI_PEI_SERVICES **PeiServices
- )
- {
- EFI_HOB_PLATFORM_INFO *PlatformInfoHob;
- EFI_STATUS Status;
- DEBUG ((DEBUG_INFO, "Platform PEIM Loaded\n"));
- PlatformInfoHob = BuildPlatformInfoHob ();
- PlatformInfoHob->SmmSmramRequire = FeaturePcdGet (PcdSmmSmramRequire);
- PlatformInfoHob->SevEsIsEnabled = MemEncryptSevEsIsEnabled ();
- PlatformInfoHob->PcdPciMmio64Size = PcdGet64 (PcdPciMmio64Size);
- PlatformInfoHob->DefaultMaxCpuNumber = PcdGet32 (PcdCpuMaxLogicalProcessorNumber);
- PlatformDebugDumpCmos ();
- if (QemuFwCfgS3Enabled ()) {
- DEBUG ((DEBUG_INFO, "S3 support was detected on QEMU\n"));
- PlatformInfoHob->S3Supported = TRUE;
- Status = PcdSetBoolS (PcdAcpiS3Enable, TRUE);
- ASSERT_EFI_ERROR (Status);
- }
- S3Verification (PlatformInfoHob);
- BootModeInitialization (PlatformInfoHob);
- //
- // Query Host Bridge DID
- //
- PlatformInfoHob->HostBridgeDevId = PciRead16 (OVMF_HOSTBRIDGE_DID);
- AddressWidthInitialization (PlatformInfoHob);
- MaxCpuCountInitialization (PlatformInfoHob);
- if (PlatformInfoHob->SmmSmramRequire) {
- Q35BoardVerification (PlatformInfoHob);
- Q35TsegMbytesInitialization (PlatformInfoHob);
- Q35SmramAtDefaultSmbaseInitialization (PlatformInfoHob);
- }
- PublishPeiMemory (PlatformInfoHob);
- PlatformQemuUc32BaseInitialization (PlatformInfoHob);
- InitializeRamRegions (PlatformInfoHob);
- if (PlatformInfoHob->BootMode != BOOT_ON_S3_RESUME) {
- if (!PlatformInfoHob->SmmSmramRequire) {
- ReserveEmuVariableNvStore ();
- }
- PeiFvInitialization (PlatformInfoHob);
- MemTypeInfoInitialization (PlatformInfoHob);
- MemMapInitialization (PlatformInfoHob);
- NoexecDxeInitialization (PlatformInfoHob);
- }
- InstallClearCacheCallback ();
- AmdSevInitialize (PlatformInfoHob);
- if (PlatformInfoHob->HostBridgeDevId == 0xffff) {
- MiscInitializationForMicrovm (PlatformInfoHob);
- } else {
- MiscInitialization (PlatformInfoHob);
- }
- IntelTdxInitialize ();
- InstallFeatureControlCallback (PlatformInfoHob);
- return EFI_SUCCESS;
- }
|