BuildAndIntegrationInstructions.txt 4.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182
  1. ================================================================================
  2. Build And Integration Instructions
  3. 2014 June 24th
  4. ================================================================================
  5. ================================================================================
  6. DISCLAIMER
  7. ================================================================================
  8. This release note as well as the software described in it is furnished under license
  9. and may only be used or copied in accordance with the terms of the license. The
  10. information in this manual is furnished for informational use only, is subject to
  11. change without notice, and should not be construed as a commitment by Intel Corporation.
  12. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies
  13. that may appear in this document or any software that may be provided in association
  14. with this document.
  15. Except as permitted by such license, no part of this document may be reproduced,
  16. stored in a retrieval system, or transmitted in any form or by any means without
  17. the express written consent of Intel Corporation.
  18. ================================================================================
  19. INDEX
  20. ================================================================================
  21. A. INTRODUCTION
  22. B. HOW TO BUILD
  23. C. HOW TO INTEGRATE
  24. ================================================================================
  25. A. INTRODUCTION
  26. ================================================================================
  27. This document provides instructions on how to build Coreboot Uefi Payload and
  28. how to integrate it into coreboot firmware.
  29. ================================================================================
  30. B. HOW TO BUILD
  31. ================================================================================
  32. 1. Run the below two commands in windows command prompt window:
  33. edksetup.bat
  34. For debug ia32 build:
  35. build -a IA32 -p CorebootPayloadPkg\CorebootPayloadPkgIa32.dsc -b DEBUG -t <ToolChain>
  36. For release ia32 build:
  37. build -a IA32 -p CorebootPayloadPkg\CorebootPayloadPkgIa32.dsc -b RELEASE -t <ToolChain>
  38. For debug X64 build:
  39. build -a IA32 -a X64 -p CorebootPayloadPkg\CorebootPayloadPkgIa32X64.dsc -b DEBUG -t <ToolChain>
  40. For release X64 build:
  41. build -a IA32 -a X64 -p CorebootPayloadPkg\CorebootPayloadPkgIa32X64.dsc -b RELEASE -t <ToolChain>
  42. <ToolChain> is the EDK II build environment on your host. Currently it was tested with VS2008x64 toolchain.
  43. For details about EDK II build steps, refer to http://svn.code.sf.net/p/edk2/code/branches/UDK2014/BuildNotes2.txt
  44. 2. If build is successfully, the payload image (UEFIPAYLOAD.fd) will be generated inside the folder of Build\CorebootPayloadPkg.
  45. ================================================================================
  46. C. HOW TO INTEGRATE
  47. ================================================================================
  48. 1. Copy the payload image (UEFIPAYLOAD.fd) into the top-level directory of Coreboot source tree.
  49. 2. Run "make menuconfig" in linux console to start Coreboot configuration surface.
  50. 3. In the Payload section,
  51. 1) Choose "An ELF executable payload" for the option of "Add a payload".
  52. 2) Type the path of payload image for the option of "Payload path and filename".
  53. 3) Select the option of "Use LZMA compression for payloads".
  54. 4. If the graphics console is required in Coreboot UEFI payload, running VGA option rom should be enabled.
  55. For details:
  56. 1) In the Device section, select the option of "Run VGA Option ROMs".
  57. 2) In the VGA BIOS section, select the option of "Add a VGA BIOS Image", Input the path of vga bios image
  58. for the option of VGA BIOS path and filename, give the values of vendor id and device id for the option
  59. of "VGA device PCI IDs".
  60. 3) In the Display section,
  61. Select the option of "Set framebuffer graphics resolution"
  62. Choose a right display mode for the option of "framebuffer graphics resolution".
  63. Note: If the boot OS is windows, please choose the display mode supporting 32 bit color.
  64. Select the option of "Keep VESA framebuffer"
  65. 5. Press ESC key to exit the Coreboot configuration surface. If there is a question prompted like "Do you wish to save your new configuration?",
  66. choose Yes.
  67. 6. Run "make" to build the coreboot firmware image.