IntelFsp2WrapperPkg.dec 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139
  1. ## @file
  2. # Provides drivers and definitions to support fsp in EDKII bios.
  3. #
  4. # Copyright (c) 2014 - 2022, Intel Corporation. All rights reserved.<BR>
  5. # SPDX-License-Identifier: BSD-2-Clause-Patent
  6. #
  7. ##
  8. [Defines]
  9. DEC_SPECIFICATION = 0x00010005
  10. PACKAGE_NAME = IntelFsp2WrapperPkg
  11. PACKAGE_GUID = FAFE06D4-7245-42D7-9FD2-E5D5E36AB0A0
  12. PACKAGE_VERSION = 0.1
  13. [Includes]
  14. Include
  15. [LibraryClasses]
  16. ## @libraryclass Provide FSP API related function.
  17. FspWrapperApiLib|Include/Library/FspWrapperApiLib.h
  18. FspWrapperApiTestLib|Include/Library/FspWrapperApiTestLib.h
  19. ## @libraryclass Provide FSP hob process related function.
  20. FspWrapperHobProcessLib|Include/Library/FspWrapperHobProcessLib.h
  21. ## @libraryclass Provide FSP platform related function.
  22. FspWrapperPlatformLib|Include/Library/FspWrapperPlatformLib.h
  23. ## @libraryclass Provide FSP TPM measurement related function.
  24. FspMeasurementLib|Include/Library/FspMeasurementLib.h
  25. ## @libraryclass Provide MultiPhase handling related functions.
  26. FspWrapperMultiPhaseProcessLib|Include/Library/FspWrapperMultiPhaseProcessLib.h
  27. ## @libraryclass Provide MultiPhase platform actions related functions.
  28. FspWrapperPlatformMultiPhaseLib|Include/Library/FspWrapperPlatformMultiPhaseLib.h
  29. [Guids]
  30. #
  31. # GUID defined in package
  32. #
  33. gIntelFsp2WrapperTokenSpaceGuid = { 0xa34cf082, 0xf50, 0x4f0d, { 0x89, 0x8a, 0x3d, 0x39, 0x30, 0x2b, 0xc5, 0x1e } }
  34. gFspApiPerformanceGuid = { 0xc9122295, 0x56ed, 0x4d4e, { 0x06, 0xa6, 0x50, 0x8d, 0x89, 0x4d, 0x3e, 0x40 } }
  35. gFspHobGuid = { 0x6d86fb36, 0xba90, 0x472c, { 0xb5, 0x83, 0x3f, 0xbe, 0xd3, 0xfb, 0x20, 0x9a } }
  36. [Ppis]
  37. gFspSiliconInitDonePpiGuid = { 0x4eb6e09c, 0xd256, 0x4e1e, { 0xb5, 0x0a, 0x87, 0x4b, 0xd2, 0x84, 0xb3, 0xde } }
  38. gTopOfTemporaryRamPpiGuid = { 0x2f3962b2, 0x57c5, 0x44ec, { 0x9e, 0xfc, 0xa6, 0x9f, 0xd3, 0x02, 0x03, 0x2b } }
  39. [Protocols]
  40. gAddPerfRecordProtocolGuid = { 0xc4a58d6d, 0x3677, 0x49cb, { 0xa0, 0x0a, 0x94, 0x70, 0x76, 0x5f, 0xb5, 0x5e } }
  41. ################################################################################
  42. #
  43. # PCD Declarations section - list of all PCDs Declared by this Package
  44. # Only this package should be providing the
  45. # declaration, other packages should not.
  46. #
  47. ################################################################################
  48. [PcdsFixedAtBuild, PcdsPatchableInModule]
  49. ## Provides the memory mapped base address of the BIOS CodeCache Flash Device.
  50. gIntelFsp2WrapperTokenSpaceGuid.PcdFlashCodeCacheAddress|0xFFE00000|UINT32|0x10000001
  51. ## Provides the size of the BIOS Flash Device.
  52. gIntelFsp2WrapperTokenSpaceGuid.PcdFlashCodeCacheSize|0x00200000|UINT32|0x10000002
  53. ## Indicate the PEI memory size platform want to report
  54. gIntelFsp2WrapperTokenSpaceGuid.PcdPeiMinMemSize|0x1800000|UINT32|0x40000004
  55. ## Indicate the PEI memory size platform want to report
  56. gIntelFsp2WrapperTokenSpaceGuid.PcdPeiRecoveryMinMemSize|0x3000000|UINT32|0x40000005
  57. ## This is the base address of FSP-T
  58. gIntelFsp2WrapperTokenSpaceGuid.PcdFsptBaseAddress|0x00000000|UINT32|0x00000300
  59. ## This PCD indicates if FSP APIs are skipped from FSP wrapper.<BR><BR>
  60. # If a bit is set, that means this FSP API is skipped.<BR>
  61. # If a bit is clear, that means this FSP API is NOT skipped.<BR>
  62. # NOTE: Only NotifyPhase Post PCI enumeration (BIT16) is implemented.<BR>
  63. # BIT[15:0] is for function:<BR>
  64. # BIT0 - Skip TempRamInit<BR>
  65. # BIT1 - Skip MemoryInit<BR>
  66. # BIT2 - Skip TempRamExit<BR>
  67. # BIT3 - Skip SiliconInit<BR>
  68. # BIT4 - Skip NotifyPhase<BR>
  69. # BIT[32:16] is for sub-function:<BR>
  70. # BIT16 - Skip NotifyPhase (AfterPciEnumeration)<BR>
  71. # BIT17 - Skip NotifyPhase (ReadyToBoot)<BR>
  72. # BIT18 - Skip NotifyPhase (EndOfFirmware)<BR>
  73. # Any undefined BITs are reserved for future use.<BR>
  74. # @Prompt Skip FSP API from FSP wrapper.
  75. gIntelFsp2WrapperTokenSpaceGuid.PcdSkipFspApi|0x00000000|UINT32|0x40000009
  76. ## This PCD decides how FSP is measured
  77. # 1) The BootGuard ACM may already measured the FSP component, such as FSPT/FSPM.
  78. # We need a flag (PCD) to indicate if there is need to do such FSP measurement or NOT.
  79. # 2) The FSP binary includes FSP code and FSP UPD region. The UPD region is considered
  80. # as configuration block, and it may be updated by OEM by design.
  81. # This flag (PCD) is to indicate if we need isolate the UPD region from the FSP code region.
  82. # BIT0: Need measure FSP. (for FSP1.x) - reserved in FSP2.
  83. # BIT1: Need measure FSPT. (for FSP 2.x)
  84. # BIT2: Need measure FSPM. (for FSP 2.x)
  85. # BIT3: Need measure FSPS. (for FSP 2.x)
  86. # BIT4~30: reserved.
  87. # BIT31: Need isolate UPD region measurement.
  88. #0: measure FSP[T|M|S] as one binary in one record (PCR0).
  89. #1: measure FSP UPD region in one record (PCR1), the FSP code without UPD in another record (PCR0).
  90. #
  91. gIntelFsp2WrapperTokenSpaceGuid.PcdFspMeasurementConfig|0x00000000|UINT32|0x4000000B
  92. [PcdsFixedAtBuild, PcdsPatchableInModule,PcdsDynamic,PcdsDynamicEx]
  93. ## This PCD decides how Wrapper code utilizes FSP
  94. # 0: DISPATCH mode (FSP Wrapper will load PeiCore from FSP without calling FSP API)
  95. # 1: API mode (FSP Wrapper will call FSP API)
  96. #
  97. gIntelFsp2WrapperTokenSpaceGuid.PcdFspModeSelection|0x00000001|UINT8|0x4000000A
  98. #
  99. ## These are the base address of FSP-M/S
  100. #
  101. gIntelFsp2WrapperTokenSpaceGuid.PcdFspmBaseAddress|0x00000000|UINT32|0x00001000
  102. gIntelFsp2WrapperTokenSpaceGuid.PcdFspsBaseAddress|0x00000000|UINT32|0x00001001
  103. #
  104. # To provide flexibility for platform to pre-allocate FSP UPD buffer
  105. #
  106. # The PCDs define the pre-allocated FSPM and FSPS UPD Data Buffer Address.
  107. # 0x00000000 - Platform will not pre-allocate UPD buffer before FspWrapper module
  108. # non-zero - Platform will pre-allocate UPD buffer and patch this value to
  109. # buffer address before FspWrapper module executing.
  110. #
  111. gIntelFsp2WrapperTokenSpaceGuid.PcdFspmUpdDataAddress|0x00000000|UINT32|0x50000000
  112. gIntelFsp2WrapperTokenSpaceGuid.PcdFspsUpdDataAddress|0x00000000|UINT32|0x50000001
  113. #
  114. # Non-0 means PcdFspmUpdDataAddress will be ignored, otherwise PcdFspmUpdDataAddress will be used.
  115. #
  116. gIntelFsp2WrapperTokenSpaceGuid.PcdFspmUpdDataAddress64|0x00000000|UINT64|0x50000002
  117. #
  118. # Non-0 means PcdFspsUpdDataAddress will be ignored, otherwise PcdFspsUpdDataAddress will be used.
  119. #
  120. gIntelFsp2WrapperTokenSpaceGuid.PcdFspsUpdDataAddress64|0x00000000|UINT64|0x50000003