CpuGdt.h 1.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. /** @file
  2. C based implementation of IA32 interrupt handling only
  3. requiring a minimal assembly interrupt entry point.
  4. Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>
  5. SPDX-License-Identifier: BSD-2-Clause-Patent
  6. **/
  7. #ifndef _CPU_GDT_H_
  8. #define _CPU_GDT_H_
  9. //
  10. // Local structure definitions
  11. //
  12. #pragma pack (1)
  13. //
  14. // Global Descriptor Entry structures
  15. //
  16. typedef struct _GDT_ENTRY {
  17. UINT16 Limit15_0;
  18. UINT16 Base15_0;
  19. UINT8 Base23_16;
  20. UINT8 Type;
  21. UINT8 Limit19_16_and_flags;
  22. UINT8 Base31_24;
  23. } GDT_ENTRY;
  24. typedef
  25. struct _GDT_ENTRIES {
  26. GDT_ENTRY Null;
  27. GDT_ENTRY Linear;
  28. GDT_ENTRY LinearCode;
  29. GDT_ENTRY SysData;
  30. GDT_ENTRY SysCode;
  31. GDT_ENTRY SysCode16;
  32. GDT_ENTRY LinearData64;
  33. GDT_ENTRY LinearCode64;
  34. GDT_ENTRY Spare5;
  35. } GDT_ENTRIES;
  36. #pragma pack ()
  37. #define NULL_SEL OFFSET_OF (GDT_ENTRIES, Null)
  38. #define LINEAR_SEL OFFSET_OF (GDT_ENTRIES, Linear)
  39. #define LINEAR_CODE_SEL OFFSET_OF (GDT_ENTRIES, LinearCode)
  40. #define SYS_DATA_SEL OFFSET_OF (GDT_ENTRIES, SysData)
  41. #define SYS_CODE_SEL OFFSET_OF (GDT_ENTRIES, SysCode)
  42. #define SYS_CODE16_SEL OFFSET_OF (GDT_ENTRIES, SysCode16)
  43. #define LINEAR_DATA64_SEL OFFSET_OF (GDT_ENTRIES, LinearData64)
  44. #define LINEAR_CODE64_SEL OFFSET_OF (GDT_ENTRIES, LinearCode64)
  45. #define SPARE5_SEL OFFSET_OF (GDT_ENTRIES, Spare5)
  46. #if defined (MDE_CPU_IA32)
  47. #define CPU_CODE_SEL LINEAR_CODE_SEL
  48. #define CPU_DATA_SEL LINEAR_SEL
  49. #elif defined (MDE_CPU_X64)
  50. #define CPU_CODE_SEL LINEAR_CODE64_SEL
  51. #define CPU_DATA_SEL LINEAR_DATA64_SEL
  52. #else
  53. #error CPU type not supported for CPU GDT initialization!
  54. #endif
  55. #endif // _CPU_GDT_H_