Cn913xCEx7.dsc.inc 2.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768
  1. ## @file
  2. # Component description file for the CN9130 Development Board (variant A)
  3. #
  4. # Copyright (c) 2019 Marvell International Ltd.<BR>
  5. # Copyright (c) 2021 Semihalf.<BR>
  6. #
  7. # SPDX-License-Identifier: BSD-2-Clause-Patent
  8. #
  9. ##
  10. ################################################################################
  11. #
  12. # Pcd Section - list of all EDK II PCD Entries defined by this Platform
  13. #
  14. ################################################################################
  15. [PcdsFixedAtBuild.common]
  16. # CP115 count
  17. gMarvellTokenSpaceGuid.PcdMaxCpCount|1
  18. # MPP
  19. gMarvellTokenSpaceGuid.PcdMppChipCount|2
  20. # APN807 MPP
  21. gMarvellTokenSpaceGuid.PcdChip0MppReverseFlag|FALSE
  22. gMarvellTokenSpaceGuid.PcdChip0MppBaseAddress|0xF06F4000
  23. gMarvellTokenSpaceGuid.PcdChip0MppPinCount|20
  24. gMarvellTokenSpaceGuid.PcdChip0MppSel0|{ 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1 }
  25. gMarvellTokenSpaceGuid.PcdChip0MppSel1|{ 0x1, 0x3, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x3 }
  26. # CP115 #0 MPP
  27. gMarvellTokenSpaceGuid.PcdChip1MppReverseFlag|FALSE
  28. gMarvellTokenSpaceGuid.PcdChip1MppBaseAddress|0xF2440000
  29. gMarvellTokenSpaceGuid.PcdChip1MppPinCount|64
  30. gMarvellTokenSpaceGuid.PcdChip1MppSel0|{ 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3 }
  31. gMarvellTokenSpaceGuid.PcdChip1MppSel1|{ 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0 }
  32. gMarvellTokenSpaceGuid.PcdChip1MppSel2|{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x7, 0x7 }
  33. gMarvellTokenSpaceGuid.PcdChip1MppSel3|{ 0x7, 0x0, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x2, 0x0 }
  34. gMarvellTokenSpaceGuid.PcdChip1MppSel4|{ 0x8, 0x8, 0x8, 0x8, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 }
  35. gMarvellTokenSpaceGuid.PcdChip1MppSel5|{ 0x6, 0x6, 0x2, 0x0, 0x2, 0xB, 0xE, 0xE, 0xE, 0xE }
  36. gMarvellTokenSpaceGuid.PcdChip1MppSel6|{ 0xE, 0xE, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 }
  37. # I2C
  38. gMarvellTokenSpaceGuid.PcdI2cSlaveAddresses|{ 0x50 }
  39. gMarvellTokenSpaceGuid.PcdI2cSlaveBuses|{ 0x0 }
  40. gMarvellTokenSpaceGuid.PcdI2cControllersEnabled|{ 0x0, 0x1 }
  41. gMarvellTokenSpaceGuid.PcdI2cClockFrequency|250000000
  42. gMarvellTokenSpaceGuid.PcdI2cBaudRate|100000
  43. # SPI
  44. gMarvellTokenSpaceGuid.PcdSpiRegBase|0xF2700680
  45. gMarvellTokenSpaceGuid.PcdSpiMaxFrequency|10000000
  46. gMarvellTokenSpaceGuid.PcdSpiClockFrequency|200000000
  47. gMarvellTokenSpaceGuid.PcdSpiFlashMode|3
  48. gMarvellTokenSpaceGuid.PcdSpiFlashCs|0
  49. # NonDiscoverableDevices
  50. gMarvellTokenSpaceGuid.PcdPciESdhci|{ 0x1 }
  51. # RTC
  52. gMarvellTokenSpaceGuid.PcdRtcBaseAddress|0xF2284000
  53. # Variable store
  54. gMarvellTokenSpaceGuid.PcdSpiMemoryBase|0xEF000000
  55. [PcdsDynamicDefault.common]
  56. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase64|0xEF3C0000
  57. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase64|0xEF3E0000
  58. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase64|0xEF3D0000