Armada70x0Db.dsc 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138
  1. #Copyright (C) 2016 Marvell International Ltd.
  2. #
  3. #SPDX-License-Identifier: BSD-2-Clause-Patent
  4. #
  5. ################################################################################
  6. #
  7. # Defines Section - statements that will be processed to create a Makefile.
  8. #
  9. ################################################################################
  10. [Defines]
  11. PLATFORM_NAME = Armada70x0Db
  12. PLATFORM_GUID = f837e231-cfc7-4f56-9a0f-5b218d746ae3
  13. PLATFORM_VERSION = 0.1
  14. DSC_SPECIFICATION = 0x00010005
  15. OUTPUT_DIRECTORY = Build/$(PLATFORM_NAME)-$(ARCH)
  16. SUPPORTED_ARCHITECTURES = AARCH64|ARM
  17. BUILD_TARGETS = DEBUG|RELEASE|NOOPT
  18. SKUID_IDENTIFIER = DEFAULT
  19. FLASH_DEFINITION = Silicon/Marvell/Armada7k8k/Armada7k8k.fdf
  20. BOARD_DXE_FV_COMPONENTS = Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc
  21. #
  22. # Network definition
  23. #
  24. DEFINE NETWORK_IP6_ENABLE = FALSE
  25. DEFINE NETWORK_TLS_ENABLE = FALSE
  26. DEFINE NETWORK_HTTP_BOOT_ENABLE = FALSE
  27. DEFINE NETWORK_ISCSI_ENABLE = FALSE
  28. !include Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc
  29. !include MdePkg/MdeLibs.dsc.inc
  30. [Components.common]
  31. Silicon/Marvell/Armada7k8k/DeviceTree/Armada70x0Db.inf
  32. [Components.AARCH64]
  33. Silicon/Marvell/Armada7k8k/AcpiTables/Armada70x0Db.inf
  34. [LibraryClasses.common]
  35. ArmadaBoardDescLib|Platform/Marvell/Armada70x0Db/Armada70x0DbBoardDescLib/Armada70x0DbBoardDescLib.inf
  36. NonDiscoverableInitLib|Platform/Marvell/Armada70x0Db/NonDiscoverableInitLib/NonDiscoverableInitLib.inf
  37. ################################################################################
  38. #
  39. # Pcd Section - list of all EDK II PCD Entries defined by this Platform
  40. #
  41. ################################################################################
  42. [PcdsFixedAtBuild.common]
  43. #Platform description
  44. gMarvellTokenSpaceGuid.PcdProductPlatformName|"Armada 7040 DB"
  45. gMarvellTokenSpaceGuid.PcdProductVersion|"Rev. 1.5"
  46. #CP110 count
  47. gMarvellTokenSpaceGuid.PcdMaxCpCount|1
  48. #MPP
  49. gMarvellTokenSpaceGuid.PcdMppChipCount|2
  50. # APN806-A0 MPP SET
  51. gMarvellTokenSpaceGuid.PcdChip0MppReverseFlag|FALSE
  52. gMarvellTokenSpaceGuid.PcdChip0MppBaseAddress|0xF06F4000
  53. gMarvellTokenSpaceGuid.PcdChip0MppPinCount|20
  54. gMarvellTokenSpaceGuid.PcdChip0MppSel0|{ 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1 }
  55. gMarvellTokenSpaceGuid.PcdChip0MppSel1|{ 0x1, 0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x3 }
  56. # CP110 MPP SET - Router configuration
  57. gMarvellTokenSpaceGuid.PcdChip1MppReverseFlag|FALSE
  58. gMarvellTokenSpaceGuid.PcdChip1MppBaseAddress|0xF2440000
  59. gMarvellTokenSpaceGuid.PcdChip1MppPinCount|64
  60. gMarvellTokenSpaceGuid.PcdChip1MppSel0|{ 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4 }
  61. gMarvellTokenSpaceGuid.PcdChip1MppSel1|{ 0x4, 0x4, 0x0, 0x3, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0 }
  62. gMarvellTokenSpaceGuid.PcdChip1MppSel2|{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x9, 0xA }
  63. gMarvellTokenSpaceGuid.PcdChip1MppSel3|{ 0xA, 0x0, 0x7, 0x0, 0x7, 0x7, 0x7, 0x2, 0x2, 0x0 }
  64. gMarvellTokenSpaceGuid.PcdChip1MppSel4|{ 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1 }
  65. gMarvellTokenSpaceGuid.PcdChip1MppSel5|{ 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0xE, 0xE, 0xE, 0xE }
  66. gMarvellTokenSpaceGuid.PcdChip1MppSel6|{ 0xE, 0xE, 0xE, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 }
  67. # I2C
  68. gMarvellTokenSpaceGuid.PcdI2cSlaveAddresses|{ 0x50, 0x57, 0x60, 0x21 }
  69. gMarvellTokenSpaceGuid.PcdI2cSlaveBuses|{ 0x0, 0x0, 0x0, 0x0 }
  70. gMarvellTokenSpaceGuid.PcdI2cControllersEnabled|{ 0x0, 0x1, 0x1 }
  71. gMarvellTokenSpaceGuid.PcdEepromI2cAddresses|{ 0x50, 0x57 }
  72. gMarvellTokenSpaceGuid.PcdEepromI2cBuses|{ 0x1, 0x1 }
  73. gMarvellTokenSpaceGuid.PcdI2cClockFrequency|250000000
  74. gMarvellTokenSpaceGuid.PcdI2cBaudRate|100000
  75. gMarvellTokenSpaceGuid.PcdI2cBusCount|2
  76. #SPI
  77. gMarvellTokenSpaceGuid.PcdSpiRegBase|0xF2700680
  78. gMarvellTokenSpaceGuid.PcdSpiMaxFrequency|10000000
  79. gMarvellTokenSpaceGuid.PcdSpiClockFrequency|200000000
  80. gMarvellTokenSpaceGuid.PcdSpiFlashMode|3
  81. gMarvellTokenSpaceGuid.PcdSpiFlashCs|0
  82. #ComPhy
  83. gMarvellTokenSpaceGuid.PcdComPhyDevices|{ 0x1 }
  84. # ComPhy0
  85. # 0: SGMII1 1.25 Gbps
  86. # 1: USB3_HOST0 5 Gbps
  87. # 2: SFI 10.31 Gbps
  88. # 3: SATA1 5 Gbps
  89. # 4: USB3_HOST1 5 Gbps
  90. # 5: PCIE2 5 Gbps
  91. gMarvellTokenSpaceGuid.PcdChip0ComPhyTypes|{ $(CP_SGMII1), $(CP_USB3_HOST0), $(CP_SFI), $(CP_SATA1), $(CP_USB3_HOST1), $(CP_PCIE2) }
  92. gMarvellTokenSpaceGuid.PcdChip0ComPhySpeeds|{ $(CP_1_25G), $(CP_5G), $(CP_10_3125G), $(CP_5G), $(CP_5G), $(CP_5G) }
  93. #UtmiPhy
  94. gMarvellTokenSpaceGuid.PcdUtmiControllersEnabled|{ 0x1, 0x1 }
  95. gMarvellTokenSpaceGuid.PcdUtmiPortType|{ $(UTMI_USB_HOST0), $(UTMI_USB_HOST1) }
  96. #MDIO
  97. gMarvellTokenSpaceGuid.PcdMdioControllersEnabled|{ 0x1, 0x0 }
  98. #PHY
  99. gMarvellTokenSpaceGuid.PcdPhy2MdioController|{ 0x0, 0x0 }
  100. gMarvellTokenSpaceGuid.PcdPhyDeviceIds|{ 0x0, 0x0 }
  101. gMarvellTokenSpaceGuid.PcdPhySmiAddresses|{ 0x0, 0x1 }
  102. gMarvellTokenSpaceGuid.PcdPhyStartupAutoneg|FALSE
  103. #NET
  104. gMarvellTokenSpaceGuid.PcdPp2GopIndexes|{ 0x0, 0x2, 0x3 }
  105. gMarvellTokenSpaceGuid.PcdPp2InterfaceAlwaysUp|{ 0x0, 0x0, 0x0 }
  106. gMarvellTokenSpaceGuid.PcdPp2InterfaceSpeed|{ $(PHY_SPEED_10000), $(PHY_SPEED_1000), $(PHY_SPEED_1000) }
  107. gMarvellTokenSpaceGuid.PcdPp2PhyConnectionTypes|{ $(PHY_SFI), $(PHY_SGMII), $(PHY_RGMII) }
  108. gMarvellTokenSpaceGuid.PcdPp2PhyIndexes|{ 0xFF, 0x0, 0x1 }
  109. gMarvellTokenSpaceGuid.PcdPp2Port2Controller|{ 0x0, 0x0, 0x0 }
  110. gMarvellTokenSpaceGuid.PcdPp2PortIds|{ 0x0, 0x1, 0x2 }
  111. gMarvellTokenSpaceGuid.PcdPp2Controllers|{ 0x1 }
  112. #PciEmulation
  113. gMarvellTokenSpaceGuid.PcdPciEXhci|{ 0x1, 0x1 }
  114. gMarvellTokenSpaceGuid.PcdPciEAhci|{ 0x1 }
  115. gMarvellTokenSpaceGuid.PcdPciESdhci|{ 0x1, 0x1 }
  116. #RTC
  117. gMarvellTokenSpaceGuid.PcdRtcBaseAddress|0xF2284000