123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145 |
- /** @file
- UbaGpioInitLib implementation.
- @copyright
- Copyright 2016 - 2021 Intel Corporation. <BR>
- SPDX-License-Identifier: BSD-2-Clause-Patent
- **/
- #include <PiPei.h>
- #include <Ppi/UbaCfgDb.h>
- #include <Ppi/DynamicSiLibraryPpi.h>
- #include <Library/PeiServicesLib.h>
- #include <Library/DebugLib.h>
- #include <Library/PcdLib.h>
- #include <Library/MemoryAllocationLib.h>
- #include <Library/UbaGpioInitLib.h>
- #include <Library/GpioLib.h>
- #include <Library/PeiDxeSmmGpioLib/GpioLibrary.h>
- #include <Library/HobLib.h>
- #include <Library/PchMultiPchBase.h>
- static GPIO_INIT_CONFIG meSPIConfig[] =
- {
- { GPIO_SKL_H_GPP_A0, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirIn, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock } },//GPP_A_0_LPC_RCIN_N_ESPI_ALERT1_N
- { GPIO_SKL_H_GPP_A1, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirInOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermWpu20K, GpioPadConfigLock } },//GPP_A_1_LAD_0_ESPI_IO_0
- { GPIO_SKL_H_GPP_A2, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirInOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermWpu20K, GpioPadConfigLock } },//GPP_A_2_LAD_1_ESPI_IO_1
- { GPIO_SKL_H_GPP_A3, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirInOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermWpu20K, GpioPadConfigLock } },//GPP_A_3_LAD_2_ESPI_IO_2
- { GPIO_SKL_H_GPP_A4, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirInOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermWpu20K, GpioPadConfigLock } },//GPP_A_4_LAD_3_ESPI_IO_3
- { GPIO_SKL_H_GPP_A5, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermWpu20K, GpioPadConfigLock } },//GPP_A_5_LPC_LFRAME_N_ESPI_CS0_N
- { GPIO_SKL_H_GPP_A6, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock } },//GPP_A_6_IRQ_LPC_SERIRQ_ESPI_CS1_N
- { GPIO_SKL_H_GPP_A7, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirIn, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock } },//GPP_A_7_IRQ_LPC_PIRQA_N_ESPI_ALERT0_N
- { GPIO_SKL_H_GPP_A8, { GpioPadModeNative1, GpioHostOwnGpio, GpioDirInOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock } },//GPP_A_8_FM_LPC_CLKRUN_N
- { GPIO_SKL_H_GPP_A9, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermWpd20K, GpioPadConfigLock } },//GPP_A_9_CLK_24M_66M_LPC0_ESPI
- { GPIO_SKL_H_GPP_A10, { GpioPadModeNative1, GpioHostOwnGpio, GpioDirIn, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock } },//GPP_A_10_TP_PCH_GPP_A_10
- { GPIO_SKL_H_GPP_A11, { GpioPadModeGpio, GpioHostOwnGpio, GpioDirIn, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock } },//GPP_A_11_FM_LPC_PME_N
- { GPIO_SKL_H_GPP_A12, { GpioPadModeGpio, GpioHostOwnAcpi, GpioDirInInv, GpioOutDefault, GpioIntLevel | GpioIntSci, GpioPlatformReset, GpioTermNone } },//GPP_A_12_IRQ_PCH_SCI_WHEA_N
- { GPIO_SKL_H_GPP_A13, { GpioPadModeGpio, GpioHostOwnGpio, GpioDirOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock | GpioOutputStateLock } },//GPP_A_13_FM_EUP_LOT6_N
- { GPIO_SKL_H_GPP_A14, { GpioPadModeNative3, GpioHostOwnGpio, GpioDirOut, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock } },//GPP_A_14_ESPI_RESET_N
- { GPIO_SKL_H_GPP_A15, { GpioPadModeGpio, GpioHostOwnGpio, GpioDirIn, GpioOutDefault, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock } },//GPP_A_15_SUSACK_N
- { GPIO_SKL_H_GPP_A16, { GpioPadModeGpio, GpioHostOwnGpio, GpioDirOut, GpioOutHigh, GpioIntDis, GpioHostDeepReset, GpioTermNone, GpioPadConfigLock | GpioOutputStateLock } },// CLK_48MHZ_PCH [GPP_A_16_CLKOUT_LPC_2]
- };
- VOID
- UpdateeSPIConfiguration (
- IN UINT32 NumberOfItems,
- IN GPIO_INIT_CONFIG *GpioInitTableAddress
- )
- {
- UINT32 Index1;
- UINT32 Index2;
- for(Index1 = 0; Index1 < sizeof (meSPIConfig)/sizeof (GPIO_INIT_CONFIG); Index1++) {
- for (Index2 = 0; Index2 < NumberOfItems; Index2++) {
- if (meSPIConfig[Index1].GpioPad == (GpioInitTableAddress+Index2)->GpioPad){
- (GpioInitTableAddress + Index2)->GpioConfig = meSPIConfig[Index1].GpioConfig;
- }
- }
- }
- }
- EFI_STATUS
- PlatformInitGpios (
- VOID
- )
- {
- EFI_STATUS Status;
- UBA_CONFIG_DATABASE_PPI *UbaConfigPpi = NULL;
- GPIO_INIT_CONFIG *GpioTable;
- UINTN TableSize;
- UINT32 SpiConfigValue;
- GPIO_INIT_CONFIG *mPchGpioInitData = NULL;
- VOID *HobPtr;
- DYNAMIC_SI_LIBARY_PPI *DynamicSiLibraryPpi = NULL;
- Status = PeiServicesLocatePpi (&gUbaConfigDatabasePpiGuid, 0, NULL, (VOID **) &UbaConfigPpi);
- if (EFI_ERROR (Status)) {
- return Status;
- }
- Status = PeiServicesLocatePpi (&gDynamicSiLibraryPpiGuid, 0, NULL, (VOID **) &DynamicSiLibraryPpi);
- if (EFI_ERROR (Status)) {
- ASSERT_EFI_ERROR (Status);
- return Status;
- }
- TableSize = PcdGet32(PcdOemSku_GPIO_TABLE_SIZE);
- DEBUG ((DEBUG_INFO, "UBA:Size of GpioTable 0x%X, blocks: 0x%X.\n", TableSize, (TableSize/sizeof (GPIO_INIT_CONFIG)) ));
- Status = PeiServicesAllocatePool (TableSize, (VOID** ) &GpioTable);
- if (EFI_ERROR(Status)) {
- return Status;
- }
- Status = UbaConfigPpi->GetData (
- UbaConfigPpi,
- &gPlatformGpioInitDataGuid,
- GpioTable,
- &TableSize
- );
- if (EFI_ERROR(Status)) {
- return Status;
- }
- SpiConfigValue = 0;
- DynamicSiLibraryPpi->PchPcrRead32ByPchId (PCH_LEGACY_ID, PID_ESPISPI, R_PCH_PCR_SPI_CONF_VALUE, &SpiConfigValue);
- DEBUG((DEBUG_INFO, "SPI Config Value = %x; ", SpiConfigValue));
- if (SpiConfigValue & B_ESPI_ENABLE_STRAP) {
- DEBUG((DEBUG_INFO, "eSPI Mode\n"));
- } else {
- DEBUG((DEBUG_INFO, "LPC Mode\n"));
- }
- if (SpiConfigValue & B_ESPI_ENABLE_STRAP) {
- mPchGpioInitData = AllocateZeroPool((UINTN)TableSize);
- if (mPchGpioInitData != NULL){
- CopyMem(mPchGpioInitData, GpioTable, TableSize);
- UpdateeSPIConfiguration((UINT32)(TableSize / sizeof(GPIO_INIT_CONFIG)), mPchGpioInitData);
- } else {
- DEBUG ((DEBUG_ERROR, "\n*** ERROR!!!! AllocateZeroPool returned NULL pointer when trying to allocate buffer for 'mPchGpioInitData'!!!! ***\n"));
- ASSERT_EFI_ERROR (EFI_OUT_OF_RESOURCES);
- return Status;
- }
- } else {
- // Point to LPC config values
- mPchGpioInitData = GpioTable;
- }
- DEBUG ((DEBUG_INFO, "UBA: Start ConfigureGpio().\n"));
- Status = DynamicSiLibraryPpi->GpioConfigurePadsByPchId (PCH_LEGACY_ID, TableSize/sizeof (GPIO_INIT_CONFIG), mPchGpioInitData);
- DEBUG ((DEBUG_INFO, "UBA: ConfigureGpio() end.\n"));
- HobPtr = BuildGuidDataHob (
- &gPlatformGpioConfigGuid,
- mPchGpioInitData,
- TableSize
- );
- if (HobPtr == NULL) {
- DEBUG ((DEBUG_ERROR, "PlatformInitGpios(): ERROR: BuildGuidDataHob failed!\n"));
- ASSERT (FALSE);
- return EFI_OUT_OF_RESOURCES;
- }
- return Status;
- }
|