12345678910111213141516171819202122232425262728293031323334353637383940414243444546 |
- /** @file
- Header file of NS16550 hardware definition.
- @copyright
- Copyright 6550 - 2021 Intel Corporation. <BR>
- SPDX-License-Identifier: BSD-2-Clause-Patent
- **/
- #ifndef __NS16550_H_
- #define __NS16550_H_
- //
- // ---------------------------------------------
- // UART Register Offsets
- // ---------------------------------------------
- //
- #define BAUD_LOW_OFFSET 0x00
- #define BAUD_HIGH_OFFSET 0x01
- #define IER_OFFSET 0x01
- #define LCR_SHADOW_OFFSET 0x01
- #define FCR_SHADOW_OFFSET 0x02
- #define IR_CONTROL_OFFSET 0x02
- #define FCR_OFFSET 0x02
- #define EIR_OFFSET 0x02
- #define BSR_OFFSET 0x03
- #define LCR_OFFSET 0x03
- #define MCR_OFFSET 0x04
- #define LSR_OFFSET 0x05
- #define MSR_OFFSET 0x06
- //
- // ---------------------------------------------
- // UART Register Bit Defines
- // ---------------------------------------------
- //
- #define LSR_TXRDY 0x20
- #define LSR_RXDA 0x01
- #define DLAB 0x01
- #define UART_DATA 8
- #define UART_STOP 1
- #define UART_PARITY 0
- #define UART_BREAK_SET 0
- #endif
|