QuarkMin.fdf 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608
  1. ## @file
  2. # FDF file of Clanton Peak CRB platform with 32-bit DXE
  3. #
  4. # This package provides QuarkNcSocId platform specific modules.
  5. # Copyright (c) 2013 - 2019 Intel Corporation.
  6. #
  7. # SPDX-License-Identifier: BSD-2-Clause-Patent
  8. #
  9. ##
  10. ################################################################################
  11. #
  12. # Defines Section - statements that will be processed to create a Makefile.
  13. #
  14. ################################################################################
  15. [Defines]
  16. # Address 0x100000000 (4 GB reset address)
  17. # Base Size
  18. # +---------------------------+
  19. # FLASH_BASE | FD.Quark: | 0x800000 (8 MB)
  20. # 0xFF800000 | BaseAddress |
  21. # +---------------------------+
  22. #
  23. # Flash offsets are 0 based, but are relative to FD.Quark BaseAddress, e.g. Payload Base is at 0x400000, Flash Base is at 0xFF800000 for 8 MB SPI part.
  24. # 0xFF800000 + 0x400000 = 0xFFC00000.
  25. #
  26. # Address 0x0 (0xFF800000 for 8 MB SPI part)
  27. # +---------------------------+
  28. # FLASH_FV_PAYLOAD_BASE | Payload Image | FLASH_FV_PAYLOAD_SIZE
  29. # 0x00400000 | | 0x00100000
  30. # +---------------------------+
  31. # FLASH_FV_MAIN_BASE | FvMain Image (Compressed) | FLASH_FV_MAIN_SIZE
  32. # 0x00500000 | | 0x001E0000
  33. # +---------------------------+
  34. # NVRAM_AREA_BASE | NVRAM Area= | NVRAM_AREA_SIZE
  35. # 0x006E0000 | Variable + FTW Working + |
  36. # | FTW Spare |
  37. # +---+-------------------+---+
  38. # NVRAM_AREA_VARIABLE_BASE | | NVRAM_AREA_VARIABLE_SIZE
  39. # | |
  40. # +-------------------+
  41. # FTW_WORKING_BASE | | FTW_WORKING_SIZE
  42. # | |
  43. # +-------------------+
  44. # FTW_SPARE_BASE | | FTW_SPARE_SIZE
  45. # | |
  46. # +---+-------------------+---+
  47. # RMU_BINARY_BASE | RMU Binary | RMU_BINARY_SIZE
  48. # 0x00700000 | | 0x00008000
  49. # +---------------------------+
  50. # PLATFORM_DATA_BASE | PlatformData Binary | PLATFORM_DATA_SIZE
  51. # 0x00710000 | | 0x00001000
  52. # +---------------------------+
  53. # FVRECOVERY_IMAGE_BASE | FVRECOVERY Image | FVRECOVERY_IMAGE_SIZE
  54. # 0x720000 | | 0x000E0000
  55. # +---------------------------+
  56. #
  57. # Define value used to compute FLASH regions below reset vector location just below 4GB
  58. #
  59. DEFINE RESET_ADDRESS = 0x100000000 # 4 GB
  60. #
  61. # Set size of FLASH to 8MB
  62. #
  63. DEFINE FLASH_SIZE = 0x800000
  64. DEFINE FLASH_BASE = $(RESET_ADDRESS) - $(FLASH_SIZE) # The base address of the Flash Device
  65. #
  66. # Set FLASH block size to 4KB
  67. #
  68. DEFINE FLASH_BLOCKSIZE = 0x1000 # 4 KB
  69. #
  70. # Misc settings
  71. #
  72. DEFINE FLASH_BLOCKSIZE_DATA = 0x00, 0x10, 0x00, 0x00 # equivalent for DATA blocks
  73. #
  74. # Start PAYLOAD at 4MB into 8MB FLASH
  75. #
  76. DEFINE FLASH_FV_PAYLOAD_BASE = 0x00400000
  77. DEFINE FLASH_FV_PAYLOAD_SIZE = 0x00100000
  78. #
  79. # Put FVMAIN between PAYLOAD and RMU Binary
  80. #
  81. DEFINE FLASH_FV_MAIN_BASE = 0x00500000
  82. DEFINE FLASH_FV_MAIN_SIZE = 0x001E0000
  83. #
  84. # Place NV Storage just above Platform Data Base
  85. #
  86. DEFINE NVRAM_AREA_VARIABLE_BASE = 0x006E0000
  87. DEFINE NVRAM_AREA_SIZE = 0x00020000
  88. DEFINE NVRAM_AREA_VARIABLE_SIZE = 0x0000E000
  89. DEFINE FTW_WORKING_BASE = $(NVRAM_AREA_VARIABLE_BASE) + $(NVRAM_AREA_VARIABLE_SIZE)
  90. DEFINE FTW_WORKING_SIZE = 0x00002000
  91. DEFINE FTW_SPARE_BASE = $(FTW_WORKING_BASE) + $(FTW_WORKING_SIZE)
  92. DEFINE FTW_SPARE_SIZE = $(NVRAM_AREA_SIZE) - $(NVRAM_AREA_VARIABLE_SIZE) - $(FTW_WORKING_SIZE)
  93. #
  94. # RMU Binary must be at fixed address 1MB below 4GB (0xFFF00000)
  95. #
  96. DEFINE RMU_BINARY_BASE = 0x00700000 # HW fixed address
  97. DEFINE RMU_BINARY_SIZE = 0x00008000 # HW fixed address, so fixed size
  98. #
  99. # Platform Data Base must be 64KB above RMU
  100. #
  101. DEFINE VPD_BASE = 0x00708000
  102. DEFINE VPD_SIZE = 0x00001000
  103. #
  104. # Place FV Recovery above NV Storage
  105. #
  106. DEFINE FVRECOVERY_IMAGE_SIZE = 0x000F0000
  107. DEFINE FVRECOVERY_IMAGE_BASE = $(FLASH_SIZE) - $(FVRECOVERY_IMAGE_SIZE)
  108. ################################################################################
  109. #
  110. # FD Section
  111. # The [FD] Section is made up of the definition statements and a
  112. # description of what goes into the Flash Device Image. Each FD section
  113. # defines one flash "device" image. A flash device image may be one of
  114. # the following: Removable media bootable image (like a boot floppy
  115. # image,) an Option ROM image (that would be "flashed" into an add-in
  116. # card,) a System "Flash" image (that would be burned into a system's
  117. # flash) or an Update ("Capsule") image that will be used to update and
  118. # existing system flash.
  119. #
  120. ################################################################################
  121. [FD.Quark]
  122. BaseAddress = 0xFF800000 #The base address of the Flash Device; set to same value as FLASH_BASE.
  123. Size = 0x800000 #The size in bytes of the Flash Device; set to same value as FLASH_SIZE.
  124. ErasePolarity = 1
  125. BlockSize = $(FLASH_BLOCKSIZE)
  126. NumBlocks = 0x800 #The number of blocks for the Flash Device.
  127. SET gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress = $(FLASH_BASE)
  128. SET gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize = $(FLASH_SIZE)
  129. ################################################################################
  130. #
  131. # Following are lists of FD Region layout which correspond to the locations of different
  132. # images within the flash device.
  133. #
  134. # Regions must be defined in ascending order and may not overlap.
  135. #
  136. # A Layout Region start with a eight digit hex offset (leading "0x" required) followed by
  137. # the pipe "|" character, followed by the size of the region, also in hex with the leading
  138. # "0x" characters. Like:
  139. # Offset|Size
  140. # PcdOffsetCName|PcdSizeCName
  141. # RegionType <FV, DATA, or FILE>
  142. #
  143. ################################################################################
  144. ########################################################
  145. # Quark Payload Image
  146. ########################################################
  147. $(FLASH_FV_PAYLOAD_BASE)|$(FLASH_FV_PAYLOAD_SIZE)
  148. gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadBase|gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadSize
  149. FV = PAYLOAD
  150. ########################################################
  151. # Quark FVMAIN Image (Compressed)
  152. ########################################################
  153. $(FLASH_FV_MAIN_BASE)|$(FLASH_FV_MAIN_SIZE)
  154. gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainBase|gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainSize
  155. FV = FVMAIN_COMPACT
  156. #############################################################################
  157. # Quark NVRAM Area
  158. # Quark NVRAM Area contains: Variable + FTW Working + FTW Spare
  159. #############################################################################
  160. $(NVRAM_AREA_VARIABLE_BASE)|$(NVRAM_AREA_VARIABLE_SIZE)
  161. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize
  162. #NV_VARIABLE_STORE
  163. DATA = {
  164. ## This is the EFI_FIRMWARE_VOLUME_HEADER
  165. # ZeroVector []
  166. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  167. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  168. # FileSystemGuid: gEfiSystemNvDataFvGuid =
  169. # { 0xFFF12B8D, 0x7696, 0x4C8B, { 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50 }}
  170. 0x8D, 0x2B, 0xF1, 0xFF, 0x96, 0x76, 0x8B, 0x4C,
  171. 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50,
  172. # FvLength: 0x20000
  173. 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00,
  174. #Signature "_FVH" #Attributes
  175. 0x5f, 0x46, 0x56, 0x48, 0xff, 0xfe, 0x04, 0x00,
  176. #HeaderLength #CheckSum #ExtHeaderOffset #Reserved #Revision
  177. 0x48, 0x00, 0x19, 0xF9, 0x00, 0x00, 0x00, 0x02,
  178. #Blockmap[0]: 32 Blocks * 0x1000 Bytes / Block
  179. 0x20, 0x00, 0x00, 0x00, $(FLASH_BLOCKSIZE_DATA),
  180. #Blockmap[1]: End
  181. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  182. ## This is the VARIABLE_STORE_HEADER
  183. !if $(SECURE_BOOT_ENABLE)
  184. # Signature: gEfiAuthenticatedVariableGuid = { 0xaaf32c78, 0x947b, 0x439a, { 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92 } }
  185. 0x78, 0x2c, 0xf3, 0xaa, 0x7b, 0x94, 0x9a, 0x43,
  186. 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92,
  187. !else
  188. # Signature: gEfiVariableGuid = { 0xddcf3616, 0x3275, 0x4164, { 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d }}
  189. 0x16, 0x36, 0xcf, 0xdd, 0x75, 0x32, 0x64, 0x41,
  190. 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d,
  191. !endif
  192. #Size: 0x0E000 (gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize) - 0x48 (size of EFI_FIRMWARE_VOLUME_HEADER) = 0x0DFB8
  193. # This can speed up the Variable Dispatch a bit.
  194. 0xB8, 0xDF, 0x00, 0x00,
  195. #FORMATTED: 0x5A #HEALTHY: 0xFE #Reserved: UINT16 #Reserved1: UINT32
  196. 0x5A, 0xFE, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
  197. }
  198. $(FTW_WORKING_BASE)|$(FTW_WORKING_SIZE)
  199. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize
  200. #NV_FTW_WORKING
  201. DATA = {
  202. # EFI_FAULT_TOLERANT_WORKING_BLOCK_HEADER->Signature = gEdkiiWorkingBlockSignatureGuid =
  203. # { 0x9e58292b, 0x7c68, 0x497d, { 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95 }}
  204. 0x2b, 0x29, 0x58, 0x9e, 0x68, 0x7c, 0x7d, 0x49,
  205. 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95,
  206. # Crc:UINT32 #WorkingBlockValid:1, WorkingBlockInvalid:1, Reserved
  207. 0xE2, 0x33, 0xF2, 0x03, 0xFE, 0xFF, 0xFF, 0xFF,
  208. # WriteQueueSize: UINT64 #Size: 0x2000 - 0x20 (FTW_WORKING_HEADER) = 0x1FE0
  209. 0xE0, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
  210. }
  211. $(FTW_SPARE_BASE)|$(FTW_SPARE_SIZE)
  212. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize
  213. #NV_FTW_SPARE
  214. #########################################################
  215. # Quark Remote Management Unit Binary
  216. #########################################################
  217. $(RMU_BINARY_BASE)|$(RMU_BINARY_SIZE)
  218. INF QuarkSocBinPkg/QuarkNorthCluster/Binary/QuarkMicrocode/QuarkMicrocode.inf
  219. #########################################################
  220. # PlatformData Binary, default for standalone is none built-in so user selects.
  221. #########################################################
  222. $(VPD_BASE)|$(VPD_SIZE)
  223. gEfiMdeModulePkgTokenSpaceGuid.PcdVpdBaseAddress
  224. FILE = $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/FV/8C3D856A-9BE6-468E-850A-24F7A8D38E08.bin
  225. #######################
  226. # Quark FVRECOVERY Image
  227. #######################
  228. $(FVRECOVERY_IMAGE_BASE)|$(FVRECOVERY_IMAGE_SIZE)
  229. gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoveryBase|gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoverySize
  230. FV = FVRECOVERY
  231. ################################################################################
  232. #
  233. # FV Section
  234. #
  235. # [FV] section is used to define what components or modules are placed within a flash
  236. # device file. This section also defines order the components and modules are positioned
  237. # within the image. The [FV] section consists of define statements, set statements and
  238. # module statements.
  239. #
  240. ################################################################################
  241. [FV.FVRECOVERY]
  242. BlockSize = $(FLASH_BLOCKSIZE)
  243. FvAlignment = 16 #FV alignment and FV attributes setting.
  244. ERASE_POLARITY = 1
  245. MEMORY_MAPPED = TRUE
  246. STICKY_WRITE = TRUE
  247. LOCK_CAP = TRUE
  248. LOCK_STATUS = TRUE
  249. WRITE_DISABLED_CAP = TRUE
  250. WRITE_ENABLED_CAP = TRUE
  251. WRITE_STATUS = TRUE
  252. WRITE_LOCK_CAP = TRUE
  253. WRITE_LOCK_STATUS = TRUE
  254. READ_DISABLED_CAP = TRUE
  255. READ_ENABLED_CAP = TRUE
  256. READ_STATUS = TRUE
  257. READ_LOCK_CAP = TRUE
  258. READ_LOCK_STATUS = TRUE
  259. FvNameGuid = 18D6D9F4-2EEF-4913-AEE6-BE61C6DA6CC8
  260. ################################################################################
  261. #
  262. # The INF statements point to EDK component and EDK II module INF files, which will be placed into this FV image.
  263. # Parsing tools will scan the INF file to determine the type of component or module.
  264. # The component or module type is used to reference the standard rules
  265. # defined elsewhere in the FDF file.
  266. #
  267. # The format for INF statements is:
  268. # INF $(PathAndInfFileName)
  269. #
  270. ################################################################################
  271. ##
  272. # PEI Apriori file example, more PEIM module added later.
  273. ##
  274. APRIORI PEI {
  275. INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf
  276. # PlatformConfigPei should be immediately after Pcd driver.
  277. INF QuarkPlatformPkg/Platform/Pei/PlatformConfig/PlatformConfigPei.inf
  278. INF MdeModulePkg/Universal/PcatSingleSegmentPciCfg2Pei/PcatSingleSegmentPciCfg2Pei.inf
  279. }
  280. ##
  281. # SEC Phase modules
  282. ##
  283. INF UefiCpuPkg/SecCore/SecCore.inf
  284. INF MdeModulePkg/Core/Pei/PeiMain.inf
  285. ##
  286. # PEI Phase RAW Data files.
  287. ##
  288. FILE FREEFORM = PCD(gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkMicrocodeFile) {
  289. SECTION RAW = QuarkSocBinPkg/QuarkNorthCluster/Binary/QuarkMicrocode/RMU.bin
  290. }
  291. INF RuleOverride = NORELOC MdeModulePkg/Universal/PCD/Pei/Pcd.inf
  292. INF QuarkPlatformPkg/Platform/Pei/PlatformConfig/PlatformConfigPei.inf
  293. INF RuleOverride = NORELOC MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf
  294. INF RuleOverride = NORELOC MdeModulePkg/Universal/Variable/Pei/VariablePei.inf
  295. INF RuleOverride = NORELOC QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/MemoryInitPei.inf
  296. INF QuarkPlatformPkg/Platform/Pei/PlatformInit/PlatformEarlyInit.inf
  297. INF MdeModulePkg/Universal/PcatSingleSegmentPciCfg2Pei/PcatSingleSegmentPciCfg2Pei.inf
  298. INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf
  299. ################################################################################
  300. #
  301. # FV Section
  302. #
  303. # [FV] section is used to define what components or modules are placed within a flash
  304. # device file. This section also defines order the components and modules are positioned
  305. # within the image. The [FV] section consists of define statements, set statements and
  306. # module statements.
  307. #
  308. ################################################################################
  309. [FV.FVMAIN]
  310. BlockSize = $(FLASH_BLOCKSIZE)
  311. FvAlignment = 16
  312. ERASE_POLARITY = 1
  313. MEMORY_MAPPED = TRUE
  314. STICKY_WRITE = TRUE
  315. LOCK_CAP = TRUE
  316. LOCK_STATUS = TRUE
  317. WRITE_DISABLED_CAP = TRUE
  318. WRITE_ENABLED_CAP = TRUE
  319. WRITE_STATUS = TRUE
  320. WRITE_LOCK_CAP = TRUE
  321. WRITE_LOCK_STATUS = TRUE
  322. READ_DISABLED_CAP = TRUE
  323. READ_ENABLED_CAP = TRUE
  324. READ_STATUS = TRUE
  325. READ_LOCK_CAP = TRUE
  326. READ_LOCK_STATUS = TRUE
  327. FvNameGuid = 30D9ED01-38D2-418a-90D5-C561750BF80F
  328. ##
  329. # DXE Phase modules
  330. ##
  331. INF MdeModulePkg/Core/Dxe/DxeMain.inf
  332. INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf
  333. !if $(SOURCE_DEBUG_ENABLE)
  334. INF SourceLevelDebugPkg/DebugAgentDxe/DebugAgentDxe.inf
  335. !endif
  336. #
  337. # Early SoC / Platform modules
  338. #
  339. INF QuarkPlatformPkg/Platform/Dxe/PlatformInit/PlatformInitDxe.inf
  340. ##
  341. # EDK Core modules
  342. ##
  343. INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf
  344. INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf
  345. INF UefiCpuPkg/CpuDxe/CpuDxe.inf
  346. INF MdeModulePkg/Universal/Metronome/Metronome.inf
  347. INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf
  348. INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf
  349. INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf
  350. INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf
  351. INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf
  352. INF MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf
  353. INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf
  354. INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
  355. INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf
  356. #
  357. # Platform
  358. #
  359. INF MdeModulePkg/Universal/BdsDxe/BdsDxe.inf
  360. #INF MdeModulePkg/Application/UiApp/UiApp.inf
  361. INF QuarkPlatformPkg/Pci/Dxe/PciHostBridge/PciHostBridge.inf
  362. INF QuarkSocPkg/QuarkNorthCluster/QNCInit/Dxe/QNCInitDxe.inf
  363. INF PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf
  364. INF QuarkPlatformPkg/Platform/Dxe/Setup/DxePlatform.inf
  365. #
  366. # PCI
  367. #
  368. INF QuarkPlatformPkg/Pci/Dxe/PciPlatform/PciPlatform.inf
  369. INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf
  370. INF QuarkSocPkg/QuarkSouthCluster/IohInit/Dxe/IohInitDxe.inf
  371. !if $(SOURCE_DEBUG_ENABLE)
  372. !else
  373. INF MdeModulePkg/Bus/Pci/PciSioSerialDxe/PciSioSerialDxe.inf
  374. !endif
  375. #
  376. # Console
  377. #
  378. INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf
  379. INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf
  380. INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf
  381. INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf
  382. INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf
  383. INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf
  384. INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf
  385. #
  386. # File System Modules
  387. #
  388. INF MdeModulePkg/Universal/FvSimpleFileSystemDxe/FvSimpleFileSystemDxe.inf
  389. #
  390. # Performance Application
  391. #
  392. !if $(PERFORMANCE_ENABLE)
  393. INF ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf
  394. !endif
  395. ################################################################################
  396. #
  397. # FV Section
  398. #
  399. # [FV] section is used to define what components or modules are placed within a flash
  400. # device file. This section also defines order the components and modules are positioned
  401. # within the image. The [FV] section consists of define statements, set statements and
  402. # module statements.
  403. #
  404. ################################################################################
  405. [FV.FVMAIN_COMPACT]
  406. FvAlignment = 16
  407. ERASE_POLARITY = 1
  408. MEMORY_MAPPED = TRUE
  409. STICKY_WRITE = TRUE
  410. LOCK_CAP = TRUE
  411. LOCK_STATUS = TRUE
  412. WRITE_DISABLED_CAP = TRUE
  413. WRITE_ENABLED_CAP = TRUE
  414. WRITE_STATUS = TRUE
  415. WRITE_LOCK_CAP = TRUE
  416. WRITE_LOCK_STATUS = TRUE
  417. READ_DISABLED_CAP = TRUE
  418. READ_ENABLED_CAP = TRUE
  419. READ_STATUS = TRUE
  420. READ_LOCK_CAP = TRUE
  421. READ_LOCK_STATUS = TRUE
  422. FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {
  423. SECTION GUIDED A31280AD-481E-41B6-95E8-127F4C984779 { # TIANO COMPRESS GUID
  424. SECTION FV_IMAGE = FVMAIN
  425. }
  426. }
  427. ################################################################################
  428. #
  429. # FV Section
  430. #
  431. # [FV] section is used to define what components or modules are placed within a flash
  432. # device file. This section also defines order the components and modules are positioned
  433. # within the image. The [FV] section consists of define statements, set statements and
  434. # module statements.
  435. #
  436. ################################################################################
  437. [FV.PAYLOAD]
  438. BlockSize = $(FLASH_BLOCKSIZE)
  439. FvAlignment = 16 #FV alignment and FV attributes setting.
  440. ERASE_POLARITY = 1
  441. MEMORY_MAPPED = TRUE
  442. STICKY_WRITE = TRUE
  443. LOCK_CAP = TRUE
  444. LOCK_STATUS = TRUE
  445. WRITE_DISABLED_CAP = TRUE
  446. WRITE_ENABLED_CAP = TRUE
  447. WRITE_STATUS = TRUE
  448. WRITE_LOCK_CAP = TRUE
  449. WRITE_LOCK_STATUS = TRUE
  450. READ_DISABLED_CAP = TRUE
  451. READ_ENABLED_CAP = TRUE
  452. READ_STATUS = TRUE
  453. READ_LOCK_CAP = TRUE
  454. READ_LOCK_STATUS = TRUE
  455. #
  456. # Shell and Applications
  457. #
  458. INF ShellPkg/Application/Shell/Shell.inf
  459. ################################################################################
  460. #
  461. # Rules are use with the [FV] section's module INF type to define
  462. # how an FFS file is created for a given INF file. The following Rule are the default
  463. # rules for the different module type. User can add the customized rules to define the
  464. # content of the FFS file.
  465. #
  466. ################################################################################
  467. [Rule.Common.SEC]
  468. FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {
  469. TE TE Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi
  470. RAW BIN Align = 16 |.com
  471. }
  472. [Rule.Common.PEI_CORE]
  473. FILE PEI_CORE = $(NAMED_GUID) {
  474. TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi
  475. UI STRING="$(MODULE_NAME)" Optional
  476. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  477. }
  478. [Rule.Common.PEIM.NORELOC]
  479. FILE PEIM = $(NAMED_GUID) RELOCS_STRIPPED {
  480. PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
  481. TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi
  482. UI STRING="$(MODULE_NAME)" Optional
  483. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  484. }
  485. [Rule.Common.PEIM]
  486. FILE PEIM = $(NAMED_GUID) {
  487. PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
  488. TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi
  489. UI STRING="$(MODULE_NAME)" Optional
  490. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  491. }
  492. [Rule.Common.DXE_CORE]
  493. FILE DXE_CORE = $(NAMED_GUID) {
  494. PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
  495. UI STRING="$(MODULE_NAME)" Optional
  496. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  497. }
  498. [Rule.Common.UEFI_DRIVER]
  499. FILE DRIVER = $(NAMED_GUID) {
  500. DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
  501. PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
  502. UI STRING="$(MODULE_NAME)" Optional
  503. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  504. }
  505. [Rule.Common.DXE_DRIVER]
  506. FILE DRIVER = $(NAMED_GUID) {
  507. DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
  508. PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
  509. UI STRING="$(MODULE_NAME)" Optional
  510. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  511. }
  512. [Rule.Common.DXE_RUNTIME_DRIVER]
  513. FILE DRIVER = $(NAMED_GUID) {
  514. DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
  515. PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
  516. UI STRING="$(MODULE_NAME)" Optional
  517. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  518. }
  519. [Rule.Common.DXE_SMM_DRIVER]
  520. FILE SMM = $(NAMED_GUID) {
  521. SMM_DEPEX SMM_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
  522. PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
  523. UI STRING="$(MODULE_NAME)" Optional
  524. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  525. }
  526. [Rule.Common.SMM_CORE]
  527. FILE SMM_CORE = $(NAMED_GUID) {
  528. PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
  529. UI STRING="$(MODULE_NAME)" Optional
  530. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  531. }
  532. [Rule.Common.UEFI_APPLICATION]
  533. FILE APPLICATION = $(NAMED_GUID) {
  534. PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
  535. UI STRING="$(MODULE_NAME)" Optional
  536. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  537. }
  538. [Rule.Common.UEFI_APPLICATION.UI]
  539. FILE APPLICATION = $(NAMED_GUID) {
  540. PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
  541. UI STRING="Enter Setup"
  542. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  543. }
  544. [Rule.Common.USER_DEFINED.ACPITABLE]
  545. FILE FREEFORM = $(NAMED_GUID) {
  546. RAW ACPI |.acpi
  547. RAW ASL |.aml
  548. }