PchHsioPtssTables.h 1013 B

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. /** @file*
  2. Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
  3. SPDX-License-Identifier: BSD-2-Clause-Patent
  4. **/
  5. #ifndef PCH_HSIO_PTSSTABLES_H_
  6. #define PCH_HSIO_PTSSTABLES_H_
  7. #include <PchAccess.h>
  8. ///
  9. /// SATA PTSS Topology Types
  10. ///
  11. typedef enum {
  12. PchSataTopoUnknown = 0x00,
  13. PchSataTopoIsata,
  14. PchSataTopoDirectConnect,
  15. PchSataTopoFlex,
  16. PchSataTopoM2
  17. } PCH_SATA_TOPOLOGY;
  18. ///
  19. /// PCIe PTSS Topology Types
  20. ///
  21. typedef enum {
  22. PchPcieTopoUnknown = 0x00,
  23. PchPcieTopox1,
  24. PchPcieTopox4,
  25. PchPcieTopoSataE,
  26. PchPcieTopoM2
  27. } PCH_PCIE_TOPOLOGY;
  28. ///
  29. /// The PCH_SBI_PTSS_HSIO_TABLE block describes HSIO PTSS settings for PCH.
  30. ///
  31. typedef struct {
  32. UINT8 LaneNum;
  33. UINT8 PhyMode;
  34. UINT16 Offset;
  35. UINT32 Value;
  36. UINT32 BitMask;
  37. } PCH_SBI_PTSS_HSIO_TABLE;
  38. typedef struct {
  39. PCH_SBI_PTSS_HSIO_TABLE PtssTable;
  40. UINT16 Topology;
  41. } HSIO_PTSS_TABLES;
  42. #endif // PCH_HSIO_PTSSTABLES_H_