OpenBoardPkgPcd.dsc 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527
  1. ## @file
  2. # PCD configuration build description file for the Aspire VN7-572G board.
  3. #
  4. # Copyright (c) 2017 - 2022, Intel Corporation. All rights reserved.<BR>
  5. #
  6. # SPDX-License-Identifier: BSD-2-Clause-Patent
  7. #
  8. ##
  9. ################################################################################
  10. #
  11. # Pcd Section - list of all PCD Entries used by this board.
  12. #
  13. ################################################################################
  14. # TODO: Harden and tune platform by PCDs
  15. # TODO: Consider removing PCDs declared by build report to be unused (but confirm first)
  16. # - Also, consider more "fixed" and more "dynamic"/"patchable"
  17. [PcdsFixedAtBuild.common]
  18. ######################################
  19. # Key Boot Stage and FSP configuration
  20. ######################################
  21. #
  22. # Please select the Boot Stage here.
  23. # Stage 1 - enable debug (system deadloop after debug init)
  24. # Stage 2 - mem init (system deadloop after mem init)
  25. # Stage 3 - boot to shell only
  26. # Stage 4 - boot to OS
  27. # Stage 5 - boot to OS with security boot enabled
  28. # Stage 6 - boot with advanced features enabled
  29. #
  30. gMinPlatformPkgTokenSpaceGuid.PcdBootStage|6
  31. #
  32. # 0: FSP Wrapper is running in Dispatch mode.
  33. # 1: FSP Wrapper is running in API mode.
  34. #
  35. gIntelFsp2WrapperTokenSpaceGuid.PcdFspModeSelection|0
  36. #
  37. # FALSE: The board is not a FSP wrapper (FSP binary not used)
  38. # TRUE: The board is a FSP wrapper (FSP binary is used)
  39. #
  40. gMinPlatformPkgTokenSpaceGuid.PcdFspWrapperBootMode|TRUE
  41. #
  42. # FALSE: The PEI Main included in FvPreMemory is used to dispatch all PEIMs
  43. # (both inside FSP and outside FSP).
  44. # Pros:
  45. # * PEI Main is re-built from source and is always the latest version
  46. # * Platform code can link any desired LibraryClass to PEI Main
  47. # (Ex: Custom DebugLib instance, SerialPortLib, etc.)
  48. # Cons:
  49. # * The PEI Main being used to execute FSP PEIMs is not the PEI Main
  50. # that the FSP PEIMs were tested with, adding risk of breakage.
  51. # * Two copies of PEI Main will exist in the final binary,
  52. # #1 in FSP-M, #2 in FvPreMemory. The copy in FSP-M is never
  53. # executed, wasting space.
  54. #
  55. # <b>TRUE</b>: The PEI Main included in FSP is used to dispatch all PEIMs
  56. # (both inside FSP and outside FSP). PEI Main will not be included in
  57. # FvPreMemory. This is the default and is the recommended choice.
  58. #
  59. gMinPlatformPkgTokenSpaceGuid.PcdFspDispatchModeUseFspPeiMain|TRUE
  60. #
  61. # FSP Base address PCD will be updated in FDF basing on flash map.
  62. #
  63. gIntelFsp2WrapperTokenSpaceGuid.PcdFsptBaseAddress|0
  64. gIntelFsp2WrapperTokenSpaceGuid.PcdFspmBaseAddress|0
  65. gIntelFsp2PkgTokenSpaceGuid.PcdTemporaryRamBase|0xFEF00000
  66. gIntelFsp2PkgTokenSpaceGuid.PcdTemporaryRamSize|0x00040000
  67. gSiPkgTokenSpaceGuid.PcdTemporaryRamBase|0xFEF80000
  68. gSiPkgTokenSpaceGuid.PcdTemporaryRamSize|0x00040000
  69. gSiPkgTokenSpaceGuid.PcdTsegSize|0x0800000 # Now hooked up
  70. !if gIntelFsp2WrapperTokenSpaceGuid.PcdFspModeSelection == 1
  71. #
  72. # FSP API mode does not share stack with the boot loader,
  73. # so FSP needs more temporary memory for FSP heap + stack size.
  74. #
  75. gIntelFsp2PkgTokenSpaceGuid.PcdFspTemporaryRamSize|0x28000 # FIXME: Confirm matches UPD default
  76. #
  77. # FSP API mode does not need to enlarge the boot loader stack size
  78. # since the stacks are separate.
  79. #
  80. gSiPkgTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0x20000 # Not hooked up, not used (functionally equivalent and equal to UefiCpuPkg)
  81. !else
  82. #
  83. # In FSP Dispatch mode boot loader stack size must be large
  84. # enough for executing both boot loader and FSP.
  85. #
  86. gSiPkgTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0x40000 # Not hooked up, not used (functionally equivalent but NOT equal to UefiCpuPkg)
  87. !endif
  88. !if (gMinPlatformPkgTokenSpaceGuid.PcdFspWrapperBootMode == FALSE) || (gIntelFsp2WrapperTokenSpaceGuid.PcdFspModeSelection == 1)
  89. gSiPkgTokenSpaceGuid.PcdSiPciExpressBaseAddress|gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress
  90. gSiPkgTokenSpaceGuid.PcdSiPciExpressRegionLength|gMinPlatformPkgTokenSpaceGuid.PcdPciExpressRegionLength
  91. !else
  92. #
  93. # FSP Dispatch mode requires more platform memory as boot loader and FSP sharing the same
  94. # platform memory.
  95. #
  96. gSiPkgTokenSpaceGuid.PcdPeiMinMemorySize|0x5500000
  97. !endif
  98. [PcdsFeatureFlag.common]
  99. ######################################
  100. # Edk2 Configuration
  101. ######################################
  102. gEfiMdeModulePkgTokenSpaceGuid.PcdPeiCoreImageLoaderSearchTeSectionFirst|FALSE
  103. gEfiMdeModulePkgTokenSpaceGuid.PcdInstallAcpiSdtProtocol|TRUE
  104. gEfiMdeModulePkgTokenSpaceGuid.PcdConOutUgaSupport|FALSE # Deprecated, only use GOP
  105. gEfiMdePkgTokenSpaceGuid.PcdUgaConsumeSupport|FALSE
  106. gEfiMdeModulePkgTokenSpaceGuid.PcdPs2KbdExtendedVerification|FALSE
  107. gEfiMdeModulePkgTokenSpaceGuid.PcdPs2MouseExtendedVerification|FALSE # TODO/TEST
  108. gEfiMdeModulePkgTokenSpaceGuid.PcdHiiOsRuntimeSupport|FALSE
  109. gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmEnableBspElection|FALSE
  110. gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileEnable|FALSE
  111. # TODO: Prune this list to relevant features only
  112. !if gMinPlatformPkgTokenSpaceGuid.PcdBootStage >= 6
  113. # FIXME: SMM path also PatchAndLoadAcpiTable()
  114. gAcpiDebugFeaturePkgTokenSpaceGuid.PcdAcpiDebugFeatureEnable |FALSE
  115. # PcdIpmiFeatureEnable will not be enabled (no BMC)
  116. # TODO: Can be build-time (user) choice
  117. gNetworkFeaturePkgTokenSpaceGuid.PcdNetworkFeatureEnable |FALSE
  118. gS3FeaturePkgTokenSpaceGuid.PcdS3FeatureEnable |TRUE
  119. # TODO: Definitions (now added SmbiosDxe)
  120. gSmbiosFeaturePkgTokenSpaceGuid.PcdSmbiosFeatureEnable |TRUE
  121. # Requires actual hook-up
  122. gUsb3DebugFeaturePkgTokenSpaceGuid.PcdUsb3DebugFeatureEnable |FALSE
  123. # FIXME: (Similar) DXE module is duplicate?
  124. gUserAuthFeaturePkgTokenSpaceGuid.PcdUserAuthenticationFeatureEnable |FALSE
  125. # FIXME: Must BootLogoEnableLogo() to turn platform logo into boot logo
  126. # - BGRT must be BMP, but this duplicates FSP logo. Can GetSectionFromAnyFv()?
  127. gLogoFeaturePkgTokenSpaceGuid.PcdLogoFeatureEnable |FALSE
  128. gLogoFeaturePkgTokenSpaceGuid.PcdJpgEnable |FALSE
  129. !endif
  130. ######################################
  131. # Silicon Configuration
  132. ######################################
  133. # TODO: Set FSP policy by switches? Otherwise, only FSP binary builds?
  134. # Build switches
  135. gSiPkgTokenSpaceGuid.PcdOptimizeCompilerEnable|TRUE
  136. # CPU
  137. gSiPkgTokenSpaceGuid.PcdBiosGuardEnable|TRUE
  138. gSiPkgTokenSpaceGuid.PcdSourceDebugEnable|FALSE
  139. gSiPkgTokenSpaceGuid.PcdTxtEnable|FALSE
  140. # SA
  141. gSiPkgTokenSpaceGuid.PcdIgdEnable|TRUE
  142. gSiPkgTokenSpaceGuid.PcdPegEnable|TRUE
  143. gSiPkgTokenSpaceGuid.PcdSgEnable|TRUE
  144. gSiPkgTokenSpaceGuid.PcdSaDmiEnable|TRUE
  145. gSiPkgTokenSpaceGuid.PcdSkycamEnable|TRUE
  146. gSiPkgTokenSpaceGuid.PcdGmmEnable|TRUE
  147. gSiPkgTokenSpaceGuid.PcdSaOcEnable|TRUE
  148. gSiPkgTokenSpaceGuid.PcdVtdEnable|TRUE
  149. gSiPkgTokenSpaceGuid.PcdPeiDisplayEnable|TRUE
  150. # ME
  151. gSiPkgTokenSpaceGuid.PcdAmtEnable|TRUE
  152. gSiPkgTokenSpaceGuid.PcdAtaEnable|TRUE
  153. gSiPkgTokenSpaceGuid.PcdPttEnable|FALSE
  154. gSiPkgTokenSpaceGuid.PcdJhiEnable|TRUE
  155. # Others
  156. gSiPkgTokenSpaceGuid.PcdAcpiEnable|TRUE
  157. gSiPkgTokenSpaceGuid.PcdBdatEnable|TRUE
  158. gSiPkgTokenSpaceGuid.PcdBootGuardEnable|TRUE
  159. gSiPkgTokenSpaceGuid.PcdCpuPowerOnConfigEnable|TRUE
  160. gSiPkgTokenSpaceGuid.PcdEvLoaderEnable|FALSE
  161. gSiPkgTokenSpaceGuid.PcdIntegratedTouchEnable|TRUE
  162. gSiPkgTokenSpaceGuid.PcdOcWdtEnable|TRUE
  163. gSiPkgTokenSpaceGuid.PcdOverclockEnable|TRUE
  164. gSiPkgTokenSpaceGuid.PcdPpmEnable|TRUE
  165. gSiPkgTokenSpaceGuid.PcdS3Enable|TRUE
  166. gSiPkgTokenSpaceGuid.PcdSerialGpioEnable|TRUE
  167. gSiPkgTokenSpaceGuid.PcdSiCatalogDebugEnable|$(RELEASE_LOGGING)
  168. gSiPkgTokenSpaceGuid.PcdSiCsmEnable|FALSE
  169. gSiPkgTokenSpaceGuid.PcdSmbiosEnable|TRUE
  170. gSiPkgTokenSpaceGuid.PcdSmmVariableEnable|TRUE
  171. gSiPkgTokenSpaceGuid.PcdSoftwareGuardEnable|TRUE
  172. gSiPkgTokenSpaceGuid.PcdSsaFlagEnable|FALSE
  173. gSiPkgTokenSpaceGuid.PcdTraceHubEnable|TRUE
  174. ######################################
  175. # Platform Configuration
  176. ######################################
  177. #
  178. # MinPlatform common include for required feature PCD
  179. # These PCD must be set before the core include files, CoreCommonLib,
  180. # CorePeiLib, and CoreDxeLib.
  181. # Optional MinPlatformPkg features should be enabled after this
  182. #
  183. !include MinPlatformPkg/Include/Dsc/MinPlatformFeaturesPcd.dsc.inc
  184. #
  185. # Commonly used MinPlatform feature configuration logic that maps functionity to stage
  186. #
  187. !include BoardModulePkg/Include/Dsc/CommonStageConfig.dsc.inc
  188. ######################################
  189. # Board Configuration
  190. ######################################
  191. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdMultiBoardSupport|FALSE
  192. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdTbtEnable|FALSE # TODO: Enable if supporting Newgate
  193. [PcdsFixedAtBuild.common]
  194. ######################################
  195. # Edk2 Configuration
  196. ######################################
  197. !if $(TARGET) == RELEASE
  198. !if $(RELEASE_LOGGING) == TRUE
  199. !if $(TESTING) == TRUE
  200. gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x07
  201. !else
  202. gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x03
  203. !endif # $(TESTING)
  204. gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07
  205. !else
  206. gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0
  207. gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x3
  208. !endif # $(RELEASE_LOGGING)
  209. !else
  210. # FIXME: More than just compiler optimisation is hooked to DEBUG builds.
  211. # Make asserts non-fatal for limited debugging system
  212. gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0F
  213. gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07
  214. !endif # $(TARGET)
  215. !if gMinPlatformPkgTokenSpaceGuid.PcdPerformanceEnable == TRUE
  216. gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyMask|0x1
  217. gEfiMdeModulePkgTokenSpaceGuid.PcdMaxPeiPerformanceLogEntries|140
  218. !endif
  219. gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0xE0000000
  220. gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress|0x1800
  221. gEfiMdeModulePkgTokenSpaceGuid.PcdAriSupport|FALSE
  222. gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserFieldTextColor|0x01
  223. gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserSubtitleTextColor|0x0
  224. gEfiMdeModulePkgTokenSpaceGuid.PcdCpuStackGuard|TRUE
  225. gEfiMdeModulePkgTokenSpaceGuid.PcdFastPS2Detection|TRUE # TODO/TEST
  226. gEfiMdeModulePkgTokenSpaceGuid.PcdHwErrStorageSize|0x00000800
  227. gEfiMdeModulePkgTokenSpaceGuid.PcdLoadModuleAtFixAddressEnable|$(TOP_MEMORY_ADDRESS)
  228. gEfiMdeModulePkgTokenSpaceGuid.PcdMaxHardwareErrorVariableSize|0x400
  229. gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x8000
  230. !if $(TESTING) == TRUE
  231. # Test with non-stop mode, so not disabling for loader.
  232. gEfiMdeModulePkgTokenSpaceGuid.PcdNullPointerDetectionPropertyMask|0x43
  233. !else
  234. # FIXME: Can be broken for CSM. At this time, be permissive for loader.
  235. gEfiMdeModulePkgTokenSpaceGuid.PcdNullPointerDetectionPropertyMask|0x83
  236. !endif
  237. gEfiMdeModulePkgTokenSpaceGuid.PcdReclaimVariableSpaceAtEndOfDxe|TRUE
  238. gEfiMdeModulePkgTokenSpaceGuid.PcdSetNxForStack|TRUE
  239. gEfiMdeModulePkgTokenSpaceGuid.PcdSrIovSupport|FALSE
  240. gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseMemory|FALSE
  241. !if $(TARGET) == RELEASE
  242. gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseSerial|FALSE
  243. !else
  244. gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseSerial|TRUE
  245. gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseHardwareFlowControl|FALSE
  246. !endif
  247. # UPDs are updated at runtime, don't bother measuring
  248. # BUGBUG: FSP-S measurement returns DEVICE_ERROR from PtpCrbTpmCommand() - Step 0.
  249. # - Similarly, Tcg2Dxe.c:Tpm2GetCapabilityManufactureID() - first command - fails?
  250. gIntelFsp2WrapperTokenSpaceGuid.PcdFspMeasurementConfig|0x00000006
  251. gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoBarEnableMask|0x80
  252. gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciBarRegisterOffset|0x40
  253. gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciBusNumber|0x0
  254. gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciDeviceNumber|0x1F
  255. gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciEnableRegisterOffset|0x44
  256. gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciFunctionNumber|0x2
  257. gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPortBaseAddress|0x1800
  258. gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPortBaseAddressMask|0xFFFC
  259. gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiPm1TmrOffset|0x08
  260. # Specifies timeout value in microseconds for the BSP to detect all APs for the first time.
  261. gUefiCpuPkgTokenSpaceGuid.PcdCpuApInitTimeOutInMicroSeconds|1000
  262. gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmApSyncTimeout|10000
  263. gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackSize|0x20000
  264. !if (gMinPlatformPkgTokenSpaceGuid.PcdFspWrapperBootMode == FALSE) || (gIntelFsp2WrapperTokenSpaceGuid.PcdFspModeSelection == 1)
  265. #
  266. # In non-FSP build (EDK2 build) or FSP API mode below PCD are FixedAtBuild
  267. # (They will be DynamicEx in FSP Dispatch mode)
  268. #
  269. ## Specifies max supported number of Logical Processors.
  270. # @Prompt Configure max supported number of Logical Processors
  271. gUefiCpuPkgTokenSpaceGuid.PcdCpuMaxLogicalProcessorNumber|8
  272. ## Specifies the size of the microcode Region.
  273. # @Prompt Microcode Region size.
  274. gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0
  275. ## Specifies the AP wait loop state during POST phase.
  276. # The value is defined as below.
  277. # 1: Place AP in the Hlt-Loop state.
  278. # 2: Place AP in the Mwait-Loop state.
  279. # 3: Place AP in the Run-Loop state.
  280. # @Prompt The AP wait loop state.
  281. gUefiCpuPkgTokenSpaceGuid.PcdCpuApLoopMode|2
  282. !endif
  283. ######################################
  284. # Silicon Configuration
  285. ######################################
  286. # Refer to HstiFeatureBit.h for bit definitions
  287. gSiPkgTokenSpaceGuid.PcdHstiIhvFeature1|0xF2 # FIXME: Boot Guard and BIOS Guard not present, measured boot enforcement checking code not present
  288. gSiPkgTokenSpaceGuid.PcdHstiIhvFeature2|0x07
  289. #
  290. # Set the location of the DUTY_CYCLE field in the P_CNT register
  291. # and indicate the width of the clock duty cycle to OS power management
  292. #
  293. gMinPlatformPkgTokenSpaceGuid.PcdFadtDutyOffset|0x1
  294. gMinPlatformPkgTokenSpaceGuid.PcdFadtDutyWidth|0x3
  295. ######################################
  296. # Platform Configuration
  297. ######################################
  298. gMinPlatformPkgTokenSpaceGuid.PcdMaxCpuSocketCount|1
  299. gMinPlatformPkgTokenSpaceGuid.PcdMaxCpuCoreCount|4
  300. gMinPlatformPkgTokenSpaceGuid.PcdMaxCpuThreadCount|2
  301. gMinPlatformPkgTokenSpaceGuid.PcdPciExpressRegionLength|0x10000000
  302. gIntelFsp2WrapperTokenSpaceGuid.PcdPeiMinMemSize|0x3800000
  303. #
  304. # The PCDs are used to control the Windows SMM Security Mitigations Table - Protection Flags
  305. #
  306. # BIT0: If set, expresses that for all synchronous SMM entries,SMM will validate that input and output buffers lie entirely within the expected fixed memory regions.
  307. # BIT1: If set, expresses that for all synchronous SMM entries, SMM will validate that input and output pointers embedded within the fixed communication buffer only refer to address ranges \
  308. # that lie entirely within the expected fixed memory regions.
  309. # BIT2: Firmware setting this bit is an indication that it will not allow reconfiguration of system resources via non-architectural mechanisms.
  310. # BIT3-31: Reserved
  311. #
  312. gMinPlatformPkgTokenSpaceGuid.PcdWsmtProtectionFlags|0x07
  313. ## This PCD is to control which device is the potential trusted console input device.<BR><BR>
  314. # For example:<BR>
  315. # PS/2 keyboard: PciRoot(0x0)/Pci(0x1F,0x0)/Acpi(PNP0303,0x0)<BR>
  316. # //Header HID UID<BR>
  317. # {0x02, 0x01, 0x0C, 0x00, 0xd0, 0x41, 0x03, 0x0A, 0x00, 0x00, 0x00, 0x00,<BR>
  318. # //Header Func Dev<BR>
  319. # 0x01, 0x01, 0x06, 0x00, 0x00, 0x1F,<BR>
  320. # //Header HID UID<BR>
  321. # 0x02, 0x01, 0x0C, 0x00, 0xd0, 0x41, 0x03, 0x03, 0x00, 0x00, 0x00, 0x00,<BR>
  322. # //Header<BR>
  323. # 0x7F, 0xFF, 0x04, 0x00}<BR>
  324. gMinPlatformPkgTokenSpaceGuid.PcdTrustedConsoleInputDevicePath|{0x02, 0x01, 0x0C, 0x00, 0xd0, 0x41, 0x03, 0x0A, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x06, 0x00, 0x00, 0x1F, 0x02, 0x01, 0x0C, 0x00, 0xd0, 0x41, 0x03, 0x03, 0x00, 0x00, 0x00, 0x00, 0x7F, 0xFF, 0x04, 0x00}
  325. gMinPlatformPkgTokenSpaceGuid.PcdPlatformEfiAcpiNvsMemorySize|0x4800
  326. gMinPlatformPkgTokenSpaceGuid.PcdPlatformEfiRtDataMemorySize|0x100
  327. !if $(TARGET) == RELEASE
  328. gMinPlatformPkgTokenSpaceGuid.PcdPlatformEfiRtCodeMemorySize|0x70
  329. !else
  330. gMinPlatformPkgTokenSpaceGuid.PcdPlatformEfiRtCodeMemorySize|0xE0
  331. !endif
  332. !if gMinPlatformPkgTokenSpaceGuid.PcdBootStage == 1
  333. gMinPlatformPkgTokenSpaceGuid.PcdTestPointIbvPlatformFeature|{0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
  334. !endif
  335. !if gMinPlatformPkgTokenSpaceGuid.PcdBootStage == 2
  336. gMinPlatformPkgTokenSpaceGuid.PcdTestPointIbvPlatformFeature|{0x03, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
  337. !endif
  338. !if gMinPlatformPkgTokenSpaceGuid.PcdBootStage == 3
  339. gMinPlatformPkgTokenSpaceGuid.PcdTestPointIbvPlatformFeature|{0x03, 0x07, 0x03, 0x05, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
  340. !endif
  341. !if gMinPlatformPkgTokenSpaceGuid.PcdBootStage == 4
  342. gMinPlatformPkgTokenSpaceGuid.PcdTestPointIbvPlatformFeature|{0x03, 0x07, 0x03, 0x05, 0x3F, 0x00, 0x0F, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
  343. !endif
  344. !if gMinPlatformPkgTokenSpaceGuid.PcdBootStage == 5
  345. gMinPlatformPkgTokenSpaceGuid.PcdTestPointIbvPlatformFeature|{0x03, 0x0F, 0x07, 0x1F, 0x3F, 0x0F, 0x0F, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
  346. !endif
  347. !if gMinPlatformPkgTokenSpaceGuid.PcdBootStage >= 6
  348. gMinPlatformPkgTokenSpaceGuid.PcdTestPointIbvPlatformFeature|{0x03, 0x0F, 0x07, 0x1F, 0x3F, 0x0F, 0x0F, 0x07, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}
  349. !endif
  350. ######################################
  351. # Board Configuration
  352. ######################################
  353. gBoardModulePkgTokenSpaceGuid.PcdPs2KbMsEnable|1
  354. gBoardModulePkgTokenSpaceGuid.PcdSuperIoPciIsaBridgeDevice|{0x00, 0x00, 0x1F, 0x00}
  355. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdGttMmAddress|0xDF000000
  356. ## Specifies the DDC I2C channel to claim as the HDMI debug port
  357. # The value is defined as below.
  358. # 2: DDC channel B
  359. # 3: DDC channel C
  360. # 4: DDC channel D
  361. # @Prompt DDC I2C channel to claim as the HDMI debug port
  362. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdI2cHdmiDebugPortDdcI2cChannel|0x00 #@todo - Set to correct value for VN7-572G
  363. [PcdsFixedAtBuild.IA32]
  364. ######################################
  365. # Edk2 Configuration
  366. ######################################
  367. gIntelFsp2PkgTokenSpaceGuid.PcdGlobalDataPointerAddress|0xFED00148
  368. ######################################
  369. # Platform Configuration
  370. ######################################
  371. gMinPlatformPkgTokenSpaceGuid.PcdPeiPhaseStackTop|0xA0000
  372. [PcdsFixedAtBuild.X64]
  373. ######################################
  374. # Edk2 Configuration
  375. ######################################
  376. # Default platform supported RFC 4646 languages: (American) English
  377. gEfiMdePkgTokenSpaceGuid.PcdUefiVariableDefaultPlatformLangCodes|"en-US"
  378. [PcdsPatchableInModule.common]
  379. ######################################
  380. # Edk2 Configuration
  381. ######################################
  382. gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046 # 0x804800C7/0x806A15CF give useful information, but is very noisy
  383. ######################################
  384. # Silicon Configuration
  385. ######################################
  386. !if $(TARGET) == DEBUG
  387. gSiPkgTokenSpaceGuid.PcdSerialIoUartDebugEnable|1
  388. !endif
  389. ######################################
  390. # Platform Configuration
  391. ######################################
  392. !if $(TARGET) == DEBUG
  393. gMinPlatformPkgTokenSpaceGuid.PcdSecSerialPortDebugEnable|1
  394. !else
  395. gMinPlatformPkgTokenSpaceGuid.PcdSecSerialPortDebugEnable|0
  396. !endif
  397. [PcdsDynamicDefault]
  398. ######################################
  399. # Edk2 Configuration
  400. ######################################
  401. gEfiMdeModulePkgTokenSpaceGuid.PcdAtaSmartEnable|TRUE # Why dynamic?
  402. gEfiMdeModulePkgTokenSpaceGuid.PcdConInConnectOnDemand|FALSE # Why dynamic?
  403. gEfiMdeModulePkgTokenSpaceGuid.PcdConOutColumn|0x0
  404. gEfiMdeModulePkgTokenSpaceGuid.PcdConOutRow|0x0
  405. gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateDataPtr|0x0
  406. #
  407. # Set video to native resolution as Windows 8 WHCK requirement.
  408. #
  409. gEfiMdeModulePkgTokenSpaceGuid.PcdVideoHorizontalResolution|0x0
  410. gEfiMdeModulePkgTokenSpaceGuid.PcdVideoVerticalResolution|0x0
  411. gEfiSecurityPkgTokenSpaceGuid.PcdTcg2HashAlgorithmBitmap|0
  412. gEfiSecurityPkgTokenSpaceGuid.PcdTpm2HashMask|0x0000001F
  413. gEfiSecurityPkgTokenSpaceGuid.PcdTpmInitializationPolicy|1
  414. gEfiSecurityPkgTokenSpaceGuid.PcdTpmInstanceGuid|{0x5a, 0xf2, 0x6b, 0x28, 0xc3, 0xc2, 0x8c, 0x40, 0xb3, 0xb4, 0x25, 0xe6, 0x75, 0x8b, 0x73, 0x17}
  415. #
  416. # FSP Base address PCD will be updated in FDF basing on flash map.
  417. #
  418. gIntelFsp2WrapperTokenSpaceGuid.PcdFspsBaseAddress|0
  419. # Platform will pre-allocate UPD buffer and pass it to FspWrapper
  420. # Those dummy address will be patched before FspWrapper executing
  421. gIntelFsp2WrapperTokenSpaceGuid.PcdFspmUpdDataAddress|0xFFFFFFFF
  422. gIntelFsp2WrapperTokenSpaceGuid.PcdFspsUpdDataAddress|0xFFFFFFFF
  423. ######################################
  424. # Board Configuration
  425. ######################################
  426. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDisablePassiveTripPoints|1
  427. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdLowPowerS0Idle|1
  428. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdPciExpNative|1
  429. # Thunderbolt Configuration (FIXME: Remove if not supporting Newgate)
  430. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtAcDcSwitch|0x0
  431. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtAcpiGpeSignature|0
  432. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtAcpiGpeSignaturePorting|0
  433. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtAspm|0x0
  434. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtCioPlugEventGpioPad|0x02010011
  435. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtControllerEn|0x1
  436. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtControllerType|0x1
  437. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtForcepowerGpioPad|13
  438. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtGpioAccessType|0x2
  439. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtGpioLevel|0x1
  440. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtHotNotify|0x1
  441. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtHotSMI|0x1
  442. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtPcieExtraBusRsvd|56
  443. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtPcieMemAddrRngMax|26
  444. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtPcieMemRsvd|100
  445. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtPciePMemAddrRngMax|28
  446. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtPciePMemRsvd|100
  447. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtPcieRpNumber|0x1
  448. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtSecurityMode|0x1
  449. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtSetClkReq|0x1
  450. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtWakeupSupport|0x0
  451. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdDTbtWin10Support|0x0
  452. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdExpander|0x0
  453. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdPchPcieRootPortHpe|0x00000001
  454. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdRtd3Tbt|0x1
  455. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdRtd3TbtClkReq|0x1
  456. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdRtd3TbtClkReqDelay|0x0
  457. gKabylakeOpenBoardPkgTokenSpaceGuid.PcdRtd3TbtOffDelay|5000
  458. [PcdsDynamicHii.X64.DEFAULT]
  459. ######################################
  460. # Edk2 Configuration
  461. ######################################
  462. gEfiMdePkgTokenSpaceGuid.PcdHardwareErrorRecordLevel|L"HwErrRecSupport"|gEfiGlobalVariableGuid|0x0|1 # Variable: L"HwErrRecSupport"
  463. !if gMinPlatformPkgTokenSpaceGuid.PcdPerformanceEnable == TRUE
  464. gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|L"Timeout"|gEfiGlobalVariableGuid|0x0|1 # Variable: L"Timeout"
  465. !else
  466. gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|L"Timeout"|gEfiGlobalVariableGuid|0x0|5 # Variable: L"Timeout"
  467. !endif
  468. !if gMinPlatformPkgTokenSpaceGuid.PcdTpm2Enable == TRUE
  469. gEfiSecurityPkgTokenSpaceGuid.PcdTcgPhysicalPresenceInterfaceVer|L"TCG2_VERSION"|gTcg2ConfigFormSetGuid|0x0|"1.3"|NV,BS
  470. gEfiSecurityPkgTokenSpaceGuid.PcdTpm2AcpiTableRev|L"TCG2_VERSION"|gTcg2ConfigFormSetGuid|0x8|3|NV,BS
  471. !endif