1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041 |
- /** @file
- Copyright (c) 2023, Ampere Computing LLC. All rights reserved.<BR>
- SPDX-License-Identifier: BSD-2-Clause-Patent
- **/
- // PCI2 RCA2
- Device (PCI2) {
- //
- // Hardware ID must be PNP0A08, which maps to a PCIe root complex.
- // Section 6.1.5
- //
- Name (_HID, "PNP0A08")
- Name (_CCA, ONE)
- Method (_STA, 0, NotSerialized) {
- Return (0xF)
- }
- //
- // Optionally, include a compatible ID of PNP0A03, which maps to a PCI
- // root complex for use with pre-PCIe operating systems.
- // Section 6.1.2
- //
- Name (_CID, "PNP0A03")
- //
- // Declare the segment number of this root complex. Most systems only
- // have one segment, which is numbered 0.
- // Section 6.5.6
- //
- Name (_SEG, 1)
- //
- // Declare the base bus number, which is the bus number of the root
- // bus in this root complex. This is usually 0, but need not be.
- // For root complexes supporting multiple root busses, this should
- // be the lowest numbered root bus.
- // Section 6.5.5
- //
- Name (_BBN, 0)
- //
- // The _UID value provides a way of uniquely identifying a device
- // in the case where more than one instance of a specific device
- // is implemented with the same _HID/_CID. For systems with a
- // single root complex, this is usually just 0. For systems with
- // multiple root complexes, this should be different for each
- // root complex.
- // Section 6.1.12
- //
- Name (_UID, "PCI2")
- Name (_STR, Unicode("PCIe 2 Device"))
- //
- // Declare the PCI Routing Table.
- // This defines SPI mappings of the four line-based interrupts
- // associated with the root complex and hierarchy below it.
- // Section 6.2.12
- //
- Name (_PRT, Package() {
- //
- // Routing for device 0, all functions.
- // Note: ARM doesn't support LNK nodes, so the third param
- // is 0 and the fourth param is the SPI number of the interrupt
- // line. In this example, the A/B/C/D interrupts are wired to
- // SPI lines 136/137/138/139 respectively. PCI2 RCA2
- //
- Package() {0x0001FFFF, 0, 0, 136},
- Package() {0x0001FFFF, 1, 0, 137},
- Package() {0x0001FFFF, 2, 0, 138},
- Package() {0x0001FFFF, 3, 0, 139},
- Package() {0x0002FFFF, 0, 0, 136},
- Package() {0x0002FFFF, 1, 0, 137},
- Package() {0x0002FFFF, 2, 0, 138},
- Package() {0x0002FFFF, 3, 0, 139},
- Package() {0x0003FFFF, 0, 0, 136},
- Package() {0x0003FFFF, 1, 0, 137},
- Package() {0x0003FFFF, 2, 0, 138},
- Package() {0x0003FFFF, 3, 0, 139},
- Package() {0x0004FFFF, 0, 0, 136},
- Package() {0x0004FFFF, 1, 0, 137},
- Package() {0x0004FFFF, 2, 0, 138},
- Package() {0x0004FFFF, 3, 0, 139},
- })
- //
- // Declare the resources assigned to this root complex.
- // Section 6.2.2
- //
- Method (_CBA, 0, Serialized) {
- Return (0x3BFFF0000000)
- }
- Name (RBUF, ResourceTemplate () {
- //
- // Declare the range of bus numbers assigned to this root
- // complex. In this example, the minimum bus number will be
- // 0, the maximum bus number will be 0xFF, supporting
- // 256 busses total.
- // Section 19.5.141
- //
- WordBusNumber (
- ResourceProducer,
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- PosDecode, // Decode
- 0, // AddressGranularity
- 0, // AddressMinimum - Minimum Bus Number
- 255, // AddressMaximum - Maximum Bus Number
- 0, // AddressTranslation - Set to 0
- 256) // RangeLength - Number of Busses
- //
- // Declare the memory range to be used for BAR memory
- // windows. This declares a 4GB region starting at
- // 0x4000000000.
- // Section 19.5.80
- //
- // Memory32Fixed (ReadWrite, 0x1FE80000, 0x10000, )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000000030000000, // AddressMinimum - MIN
- 0x0000000037FFFFFF, // AddressMinimum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x0000000008000000 // RangeLength - LEN
- )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000380000000000, // AddressMinimum - MIN
- 0x00003BFFDFFFFFFF, // AddressMaximum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x000003FFE0000000 // RangeLength - LEN
- )
- })
- Method (_CRS, 0, Serialized) {
- Return (RBUF)
- }
- //
- // Declare an _OSC (OS Control Handoff) method which takes 4 arguments.
- //
- // Argments:
- // Arg0 A Buffer containing a UUID
- // Arg1 An Integer containing a Revision ID of the buffer format
- // Arg2 An Integer containing a count of entries in Arg3
- // Arg3 A Buffer containing a list of DWORD capabilities
- // Return Value:
- // A Buffer containing a list of capabilities
- // See the APCI spec, Section 6.2.10,
- // and the PCI FW spec, Section 4.5.
- //
- // The following is an example, and may need modification for
- // specific implementations.
- //
- Name (SUPP, 0) // PCI _OSC Support Field value
- Name (CTRL, 0) // PCI _OSC Control Field value
- Method (_OSC, 4) {
- //
- // Look for the PCI Host Bridge Interface UUID.
- // Section 6.2.10.3
- //
- //
- // Create DWord-adressable fields from the Capabilities Buffer
- // Create CDW1 outside the test as it's used in the else clause.
- //
- CreateDWordField (Arg3,0,CDW1)
- If (LEqual (Arg0, ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))) {
- CreateDWordField (Arg3, 4, CDW2)
- CreateDWordField (Arg3, 8, CDW3)
- //
- // Save Capabilities DWord 2 & 3
- //
- Store (CDW2, SUPP)
- Store (CDW3, CTRL)
- //
- // Only allow native hot plug control if OS supports:
- // ASPM
- // Clock PM
- // MSI/MSI-X
- //
- If (LNotEqual (And (SUPP, 0x16), 0x16)) {
- //
- // Mask bit 0 (and undefined bits)
- //
- And (CTRL, 0x1E, CTRL)
- }
- //
- // Never allow native Hot plug, PME.
- // Never allow SHPC (no SHPC controller in this system).
- // Only allow PCIe AER control if PCIe AER Firmware-First is disabled
- // Allows PCI Express Capability Structure control
- //
- if (AERF) {
- And (CTRL, 0x10, CTRL)
- } Else {
- And (CTRL, 0x18, CTRL)
- }
- //
- // Check for unknown revision.
- //
- If (LNotEqual (Arg1, One)) {
- Or (CDW1, 0x08, CDW1)
- }
- //
- // Check if capabilities bits were masked.
- //
- If (LNotEqual (CDW3, CTRL)) {
- Or (CDW1, 0x10, CDW1)
- }
- //
- // Update DWORD3 in the buffer.
- //
- Store (CTRL, CDW3)
- Return (Arg3)
- } Else {
- //
- // Unrecognized UUID
- //
- Or (CDW1, 4, CDW1)
- Return (Arg3)
- }
- } // End _OSC
- //
- // Declare a _DSM method for various functions called by the OS.
- // See the APCI spec, Section 9.14.1,
- // and the PCI FW spec, Section 4.6.
- // See also:
- // http://download.microsoft.com/download/9/c/5/9c5b2167-8017-4bae-9fde-d599bac8184a/PCI-rsc.doc
- //
- Method (_DSM, 0x4, Serialized) {
- //
- // Match against the _DSM PCI GUID.
- //
- If (LEqual (Arg0, ToUUID("E5C937D0-3553-4d7a-9117-EA4D19C3434D"))) {
- Switch (ToInteger(Arg2)) {
- //
- // Function 0: Return supported functions as a bitfield
- // with one bit for each supported function.
- // Bit 0 must always be set, as that represents
- // function 0 (which is what is being called here).
- // Support for different functions may depend on
- // the revision ID of the interface, passed as Arg1.
- //
- Case (0) {
- //
- // Functions 0-7 are supported.
- //
- Return (Buffer() {0x01})
- }
- }
- }
- //
- // If not one of the function identifiers we recognize, then return a buffer
- // with bit 0 set to 0 indicating no functions supported.
- //
- Return (Buffer() {0})
- }
- //
- // Root Port 0 Device within the Root Complex.
- //
- Device (RP0) {
- //
- // Device 0, Function 0.
- //
- Name (_ADR, 0x00000000)
- }
- Method (_PXM, 0, NotSerialized) {
- // Patch by code
- Return(0xFF)
- }
- } // PCI2 RCA2
- // PCI3 RCA3
- Device (PCI3) {
- //
- // Hardware ID must be PNP0A08, which maps to a PCIe root complex.
- // Section 6.1.5
- //
- Name (_HID, "PNP0A08")
- Name (_CCA, ONE)
- Method (_STA, 0, NotSerialized) {
- Return (0xF)
- }
- //
- // Optionally, include a compatible ID of PNP0A03, which maps to a PCI
- // root complex for use with pre-PCIe operating systems.
- // Section 6.1.2
- //
- Name (_CID, "PNP0A03")
- //
- // Declare the segment number of this root complex. Most systems only
- // have one segment, which is numbered 0.
- // Section 6.5.6
- //
- Name (_SEG, 0)
- //
- // Declare the base bus number, which is the bus number of the root
- // bus in this root complex. This is usually 0, but need not be.
- // For root complexes supporting multiple root busses, this should
- // be the lowest numbered root bus.
- // Section 6.5.5
- //
- Name (_BBN, 0)
- //
- // The _UID value provides a way of uniquely identifying a device
- // in the case where more than one instance of a specific device
- // is implemented with the same _HID/_CID. For systems with a
- // single root complex, this is usually just 0. For systems with
- // multiple root complexes, this should be different for each
- // root complex.
- // Section 6.1.12
- //
- Name (_UID, "PCI3")
- Name (_STR, Unicode("PCIe 3 Device"))
- //
- // Declare the PCI Routing Table.
- // This defines SPI mappings of the four line-based interrupts
- // associated with the root complex and hierarchy below it.
- // Section 6.2.12
- //
- Name (_PRT, Package() {
- //
- // Routing for device 0, all functions.
- // Note: ARM doesn't support LNK nodes, so the third param
- // is 0 and the fourth param is the SPI number of the interrupt
- // line. In this example, the A/B/C/D interrupts are wired to
- // SPI lines 140/141/142/143 respectively. PCI3 RCA3
- //
- Package() {0x0001FFFF, 0, 0, 140},
- Package() {0x0001FFFF, 1, 0, 141},
- Package() {0x0001FFFF, 2, 0, 142},
- Package() {0x0001FFFF, 3, 0, 143},
- Package() {0x0002FFFF, 0, 0, 140},
- Package() {0x0002FFFF, 1, 0, 141},
- Package() {0x0002FFFF, 2, 0, 142},
- Package() {0x0002FFFF, 3, 0, 143},
- Package() {0x0003FFFF, 0, 0, 140},
- Package() {0x0003FFFF, 1, 0, 141},
- Package() {0x0003FFFF, 2, 0, 142},
- Package() {0x0003FFFF, 3, 0, 143},
- Package() {0x0004FFFF, 0, 0, 140},
- Package() {0x0004FFFF, 1, 0, 141},
- Package() {0x0004FFFF, 2, 0, 142},
- Package() {0x0004FFFF, 3, 0, 143},
- })
- //
- // Declare the resources assigned to this root complex.
- // Section 6.2.2
- //
- Method (_CBA, 0, Serialized) {
- Return (0x3FFFF0000000)
- }
- Name (RBUF, ResourceTemplate () {
- //
- // Declare the range of bus numbers assigned to this root
- // complex. In this example, the minimum bus number will be
- // 0, the maximum bus number will be 0xFF, supporting
- // 256 busses total.
- // Section 19.5.141
- //
- WordBusNumber (
- ResourceProducer,
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- PosDecode, // Decode
- 0, // AddressGranularity
- 0, // AddressMinimum - Minimum Bus Number
- 255, // AddressMaximum - Maximum Bus Number
- 0, // AddressTranslation - Set to 0
- 256) // RangeLength - Number of Busses
- //
- // Declare the memory range to be used for BAR memory
- // windows. This declares a 4GB region starting at
- // 0x4000000000.
- // Section 19.5.80
- //
- // Memory32Fixed (ReadWrite, 0x1FE00000, 0x10000, )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000000038000000, // AddressMinimum - MIN
- 0x000000003FFFFFFF, // AddressMinimum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x0000000008000000 // RangeLength - LEN
- )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x00003C0000000000, // AddressMinimum - MIN
- 0x00003FFFDFFFFFFF, // AddressMaximum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x000003FFE0000000 // RangeLength - LEN
- )
- })
- Method (_CRS, 0, Serialized) {
- Return (RBUF)
- }
- //
- // Declare an _OSC (OS Control Handoff) method which takes 4 arguments.
- //
- // Argments:
- // Arg0 A Buffer containing a UUID
- // Arg1 An Integer containing a Revision ID of the buffer format
- // Arg2 An Integer containing a count of entries in Arg3
- // Arg3 A Buffer containing a list of DWORD capabilities
- // Return Value:
- // A Buffer containing a list of capabilities
- // See the APCI spec, Section 6.2.10,
- // and the PCI FW spec, Section 4.5.
- //
- // The following is an example, and may need modification for
- // specific implementations.
- //
- Name (SUPP, 0) // PCI _OSC Support Field value
- Name (CTRL, 0) // PCI _OSC Control Field value
- Method (_OSC, 4) {
- //
- // Look for the PCI Host Bridge Interface UUID.
- // Section 6.2.10.3
- //
- //
- // Create DWord-adressable fields from the Capabilities Buffer
- // Create CDW1 outside the test as it's used in the else clause.
- //
- CreateDWordField (Arg3, 0, CDW1)
- If (LEqual (Arg0, ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))) {
- CreateDWordField (Arg3, 4, CDW2)
- CreateDWordField (Arg3, 8, CDW3)
- //
- // Save Capabilities DWord 2 & 3
- //
- Store (CDW2, SUPP)
- Store (CDW3, CTRL)
- //
- // Only allow native hot plug control if OS supports:
- // ASPM
- // Clock PM
- // MSI/MSI-X
- //
- If (LNotEqual (And (SUPP, 0x16), 0x16)) {
- //
- // Mask bit 0 (and undefined bits)
- //
- And (CTRL, 0x1E, CTRL)
- }
- //
- // Never allow native Hot plug, PME.
- // Never allow SHPC (no SHPC controller in this system).
- // Only allow PCIe AER control if PCIe AER Firmware-First is disabled
- // Allows PCI Express Capability Structure control
- //
- if (AERF) {
- And (CTRL, 0x10, CTRL)
- } Else {
- And (CTRL, 0x18, CTRL)
- }
- //
- // Check for unknown revision.
- //
- If (LNotEqual (Arg1, One)) {
- Or (CDW1, 0x08, CDW1)
- }
- //
- // Check if capabilities bits were masked.
- //
- If (LNotEqual (CDW3, CTRL)) {
- Or (CDW1, 0x10, CDW1)
- }
- //
- // Update DWORD3 in the buffer.
- //
- Store (CTRL, CDW3)
- Return (Arg3)
- } Else {
- //
- // Unrecognized UUID
- //
- Or (CDW1, 4, CDW1)
- Return (Arg3)
- }
- } // End _OSC
- //
- // Declare a _DSM method for various functions called by the OS.
- // See the APCI spec, Section 9.14.1,
- // and the PCI FW spec, Section 4.6.
- // See also:
- // http://download.microsoft.com/download/9/c/5/9c5b2167-8017-4bae-9fde-d599bac8184a/PCI-rsc.doc
- //
- Method (_DSM, 0x4, Serialized) {
- //
- // Match against the _DSM PCI GUID.
- //
- If (LEqual (Arg0, ToUUID("E5C937D0-3553-4d7a-9117-EA4D19C3434D"))) {
- Switch (ToInteger(Arg2)) {
- //
- // Function 0: Return supported functions as a bitfield
- // with one bit for each supported function.
- // Bit 0 must always be set, as that represents
- // function 0 (which is what is being called here).
- // Support for different functions may depend on
- // the revision ID of the interface, passed as Arg1.
- //
- Case (0) {
- //
- // Functions 0-7 are supported.
- //
- Return (Buffer() {0x01})
- }
- }
- }
- //
- // If not one of the function identifiers we recognize, then return a buffer
- // with bit 0 set to 0 indicating no functions supported.
- //
- Return (Buffer() {0})
- }
- //
- // Root Port 0 Device within the Root Complex.
- //
- Device (RP0) {
- //
- // Device 0, Function 0.
- //
- Name (_ADR, 0x00000000)
- }
- Method (_PXM, 0, NotSerialized) {
- // Patch by code
- Return(0xFF)
- }
- } // PCI3 RCA3
- // PCI4 RCA4
- Device (PCI4) {
- //
- // Hardware ID must be PNP0A08, which maps to a PCIe root complex.
- // Section 6.1.5
- //
- Name (_HID, "PNP0A08")
- Name (_CCA, ONE)
- Method (_STA, 0, NotSerialized) {
- Return (0xF) // The default value is 0x0. Unfortunately, it breaks
- // run-time patching as the representation of 0 is special
- // encoding and cannot be patched to expand with extra bytes
- // easily. As such, we default to 0xF and patch this based
- // on whether the port was enabled or not by the BIOS.
- }
- //
- // Optionally, include a compatible ID of PNP0A03, which maps to a PCI
- // root complex for use with pre-PCIe operating systems.
- // Section 6.1.2
- //
- Name (_CID, "PNP0A03")
- //
- // Declare the segment number of this root complex. Most systems only
- // have one segment, which is numbered 0.
- // Section 6.5.6
- //
- Name (_SEG, 2)
- //
- // Declare the base bus number, which is the bus number of the root
- // bus in this root complex. This is usually 0, but need not be.
- // For root complexes supporting multiple root busses, this should
- // be the lowest numbered root bus.
- // Section 6.5.5
- //
- Name (_BBN, 0)
- //
- // The _UID value provides a way of uniquely identifying a device
- // in the case where more than one instance of a specific device
- // is implemented with the same _HID/_CID. For systems with a
- // single root complex, this is usually just 0. For systems with
- // multiple root complexes, this should be different for each
- // root complex.
- // Section 6.1.12
- //
- Name (_UID, "PCI4")
- Name (_STR, Unicode("PCIe 4 Device"))
- //
- // Declare the PCI Routing Table.
- // This defines SPI mappings of the four line-based interrupts
- // associated with the root complex and hierarchy below it.
- // Section 6.2.12
- //
- Name (_PRT, Package() {
- //
- // Routing for device 0, all functions.
- // Note: ARM doesn't support LNK nodes, so the third param
- // is 0 and the fourth param is the SPI number of the interrupt
- // line. In this example, the A/B/C/D interrupts are wired to
- // SPI lines 144/145/146/147 respectively. PCI4 RCA4
- //
- Package() {0x0001FFFF, 0, 0, 144},
- Package() {0x0001FFFF, 1, 0, 145},
- Package() {0x0001FFFF, 2, 0, 146},
- Package() {0x0001FFFF, 3, 0, 147},
- Package() {0x0002FFFF, 0, 0, 144},
- Package() {0x0002FFFF, 1, 0, 145},
- Package() {0x0002FFFF, 2, 0, 146},
- Package() {0x0002FFFF, 3, 0, 147},
- Package() {0x0003FFFF, 0, 0, 144},
- Package() {0x0003FFFF, 1, 0, 145},
- Package() {0x0003FFFF, 2, 0, 146},
- Package() {0x0003FFFF, 3, 0, 147},
- Package() {0x0004FFFF, 0, 0, 144},
- Package() {0x0004FFFF, 1, 0, 145},
- Package() {0x0004FFFF, 2, 0, 146},
- Package() {0x0004FFFF, 3, 0, 147},
- Package() {0x0005FFFF, 0, 0, 144},
- Package() {0x0005FFFF, 1, 0, 145},
- Package() {0x0005FFFF, 2, 0, 146},
- Package() {0x0005FFFF, 3, 0, 147},
- Package() {0x0006FFFF, 0, 0, 144},
- Package() {0x0006FFFF, 1, 0, 145},
- Package() {0x0006FFFF, 2, 0, 146},
- Package() {0x0006FFFF, 3, 0, 147},
- Package() {0x0007FFFF, 0, 0, 144},
- Package() {0x0007FFFF, 1, 0, 145},
- Package() {0x0007FFFF, 2, 0, 146},
- Package() {0x0007FFFF, 3, 0, 147},
- Package() {0x0008FFFF, 0, 0, 144},
- Package() {0x0008FFFF, 1, 0, 145},
- Package() {0x0008FFFF, 2, 0, 146},
- Package() {0x0008FFFF, 3, 0, 147},
- })
- //
- // Declare the resources assigned to this root complex.
- // Section 6.2.2
- //
- Method (_CBA, 0, Serialized) {
- Return (0x23FFF0000000)
- }
- Name (RBUF, ResourceTemplate () {
- //
- // Declare the range of bus numbers assigned to this root
- // complex. In this example, the minimum bus number will be
- // 0, the maximum bus number will be 0xFF, supporting
- // 256 busses total.
- // Section 19.5.141
- //
- WordBusNumber (
- ResourceProducer,
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- PosDecode, // Decode
- 0, // AddressGranularity
- 0, // AddressMinimum - Minimum Bus Number
- 255, // AddressMaximum - Maximum Bus Number
- 0, // AddressTranslation - Set to 0
- 256) // RangeLength - Number of Busses
- //
- // Declare the memory range to be used for BAR memory
- // windows. This declares a 4GB region starting at
- // 0x4000000000.
- // Section 19.5.80
- //
- // Memory32Fixed (ReadWrite, 0x1FEC0000, 0x10000, )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000000004000000, // AddressMinimum - MIN
- 0x0000000007FFFFFF, // AddressMinimum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x0000000004000000 // RangeLength - LEN
- )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000200000000000, // AddressMinimum - MIN
- 0x000023FFDFFFFFFF, // AddressMaximum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x000003FFE0000000 // RangeLength - LEN
- )
- })
- Method (_CRS, 0, Serialized) {
- Return (RBUF)
- }
- //
- // Declare an _OSC (OS Control Handoff) method which takes 4 arguments.
- //
- // Argments:
- // Arg0 A Buffer containing a UUID
- // Arg1 An Integer containing a Revision ID of the buffer format
- // Arg2 An Integer containing a count of entries in Arg3
- // Arg3 A Buffer containing a list of DWORD capabilities
- // Return Value:
- // A Buffer containing a list of capabilities
- // See the APCI spec, Section 6.2.10,
- // and the PCI FW spec, Section 4.5.
- //
- // The following is an example, and may need modification for
- // specific implementations.
- //
- Name (SUPP,0) // PCI _OSC Support Field value
- Name (CTRL,0) // PCI _OSC Control Field value
- Method (_OSC, 4) {
- //
- // Look for the PCI Host Bridge Interface UUID.
- // Section 6.2.10.3
- //
- //
- // Create DWord-adressable fields from the Capabilities Buffer
- // Create CDW1 outside the test as it's used in the else clause.
- //
- CreateDWordField (Arg3, 0, CDW1)
- If (LEqual (Arg0,ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))) {
- CreateDWordField (Arg3, 4, CDW2)
- CreateDWordField (Arg3, 8, CDW3)
- //
- // Save Capabilities DWord 2 & 3
- //
- Store (CDW2, SUPP)
- Store (CDW3, CTRL)
- //
- // Only allow native hot plug control if OS supports:
- // ASPM
- // Clock PM
- // MSI/MSI-X
- //
- If (LNotEqual (And (SUPP, 0x16), 0x16)) {
- //
- // Mask bit 0 (and undefined bits)
- //
- And (CTRL, 0x1E, CTRL)
- }
- //
- // Never allow native Hot plug, PME.
- // Never allow SHPC (no SHPC controller in this system).
- // Only allow PCIe AER control if PCIe AER Firmware-First is disabled
- // Allows PCI Express Capability Structure control
- //
- if (AERF) {
- And (CTRL, 0x10, CTRL)
- } Else {
- And (CTRL, 0x18, CTRL)
- }
- //
- // Check for unknown revision.
- //
- If (LNotEqual (Arg1, One)) {
- Or (CDW1, 0x08, CDW1)
- }
- //
- // Check if capabilities bits were masked.
- //
- If (LNotEqual (CDW3, CTRL)) {
- Or (CDW1, 0x10, CDW1)
- }
- //
- // Update DWORD3 in the buffer.
- //
- Store (CTRL, CDW3)
- Return (Arg3)
- } Else {
- //
- // Unrecognized UUID
- //
- Or (CDW1, 4, CDW1)
- Return (Arg3)
- }
- } // End _OSC
- //
- // Declare a _DSM method for various functions called by the OS.
- // See the APCI spec, Section 9.14.1,
- // and the PCI FW spec, Section 4.6.
- // See also:
- // http://download.microsoft.com/download/9/c/5/9c5b2167-8017-4bae-9fde-d599bac8184a/PCI-rsc.doc
- //
- Method (_DSM, 0x4, Serialized) {
- //
- // Match against the _DSM PCI GUID.
- //
- If (LEqual (Arg0, ToUUID("E5C937D0-3553-4d7a-9117-EA4D19C3434D"))) {
- Switch (ToInteger(Arg2))
- {
- //
- // Function 0: Return supported functions as a bitfield
- // with one bit for each supported function.
- // Bit 0 must always be set, as that represents
- // function 0 (which is what is being called here).
- // Support for different functions may depend on
- // the revision ID of the interface, passed as Arg1.
- //
- Case (0) {
- //
- // Functions 0-7 are supported.
- //
- Return (Buffer() {0x01})
- }
- }
- }
- //
- // If not one of the function identifiers we recognize, then return a buffer
- // with bit 0 set to 0 indicating no functions supported.
- //
- Return (Buffer() {0})
- }
- //
- // Root Port 0 Device within the Root Complex.
- //
- Device (RP0) {
- //
- // Device 0, Function 0.
- //
- Name (_ADR, 0x00000000)
- }
- Method (_PXM, 0, NotSerialized) {
- // Patch by code
- Return(0xFF)
- }
- } // PCI4 RCA4
- // PCI5 RCA5
- Device (PCI5) {
- //
- // Hardware ID must be PNP0A08, which maps to a PCIe root complex.
- // Section 6.1.5
- //
- Name (_HID, "PNP0A08")
- Name (_CCA, ONE)
- Method (_STA, 0, NotSerialized) {
- Return (0xF)
- }
- //
- // Optionally, include a compatible ID of PNP0A03, which maps to a PCI
- // root complex for use with pre-PCIe operating systems.
- // Section 6.1.2
- //
- Name (_CID,"PNP0A03")
- //
- // Declare the segment number of this root complex. Most systems only
- // have one segment, which is numbered 0.
- // Section 6.5.6
- //
- Name (_SEG, 3)
- //
- // Declare the base bus number, which is the bus number of the root
- // bus in this root complex. This is usually 0, but need not be.
- // For root complexes supporting multiple root busses, this should
- // be the lowest numbered root bus.
- // Section 6.5.5
- //
- Name (_BBN, 0)
- //
- // The _UID value provides a way of uniquely identifying a device
- // in the case where more than one instance of a specific device
- // is implemented with the same _HID/_CID. For systems with a
- // single root complex, this is usually just 0. For systems with
- // multiple root complexes, this should be different for each
- // root complex.
- // Section 6.1.12
- //
- Name (_UID, "PCI5")
- Name (_STR, Unicode("PCIe 5 Device"))
- //
- // Declare the PCI Routing Table.
- // This defines SPI mappings of the four line-based interrupts
- // associated with the root complex and hierarchy below it.
- // Section 6.2.12
- //
- Name (_PRT, Package() {
- //
- // Routing for device 0, all functions.
- // Note: ARM doesn't support LNK nodes, so the third param
- // is 0 and the fourth param is the SPI number of the interrupt
- // line. In this example, the A/B/C/D interrupts are wired to
- // SPI lines 148/149/150/151 respectively. PCI5 RCA5
- //
- Package() {0x0001FFFF, 0, 0, 148},
- Package() {0x0001FFFF, 1, 0, 149},
- Package() {0x0001FFFF, 2, 0, 150},
- Package() {0x0001FFFF, 3, 0, 151},
- Package() {0x0002FFFF, 0, 0, 148},
- Package() {0x0002FFFF, 1, 0, 149},
- Package() {0x0002FFFF, 2, 0, 150},
- Package() {0x0002FFFF, 3, 0, 151},
- Package() {0x0003FFFF, 0, 0, 148},
- Package() {0x0003FFFF, 1, 0, 149},
- Package() {0x0003FFFF, 2, 0, 150},
- Package() {0x0003FFFF, 3, 0, 151},
- Package() {0x0004FFFF, 0, 0, 148},
- Package() {0x0004FFFF, 1, 0, 149},
- Package() {0x0004FFFF, 2, 0, 150},
- Package() {0x0004FFFF, 3, 0, 151},
- Package() {0x0005FFFF, 0, 0, 148},
- Package() {0x0005FFFF, 1, 0, 149},
- Package() {0x0005FFFF, 2, 0, 150},
- Package() {0x0005FFFF, 3, 0, 151},
- Package() {0x0006FFFF, 0, 0, 148},
- Package() {0x0006FFFF, 1, 0, 149},
- Package() {0x0006FFFF, 2, 0, 150},
- Package() {0x0006FFFF, 3, 0, 151},
- Package() {0x0007FFFF, 0, 0, 148},
- Package() {0x0007FFFF, 1, 0, 149},
- Package() {0x0007FFFF, 2, 0, 150},
- Package() {0x0007FFFF, 3, 0, 151},
- Package() {0x0008FFFF, 0, 0, 148},
- Package() {0x0008FFFF, 1, 0, 149},
- Package() {0x0008FFFF, 2, 0, 150},
- Package() {0x0008FFFF, 3, 0, 151},
- })
- //
- // Declare the resources assigned to this root complex.
- // Section 6.2.2
- //
- Method (_CBA, 0, Serialized) {
- Return (0x27FFF0000000)
- }
- Name (RBUF, ResourceTemplate () {
- //
- // Declare the range of bus numbers assigned to this root
- // complex. In this example, the minimum bus number will be
- // 0, the maximum bus number will be 0xFF, supporting
- // 256 busses total.
- // Section 19.5.141
- //
- WordBusNumber (
- ResourceProducer,
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- PosDecode, // Decode
- 0, // AddressGranularity
- 0, // AddressMinimum - Minimum Bus Number
- 255, // AddressMaximum - Maximum Bus Number
- 0, // AddressTranslation - Set to 0
- 256) // RangeLength - Number of Busses
- //
- // Declare the memory range to be used for BAR memory
- // windows. This declares a 4GB region starting at
- // 0x4000000000.
- // Section 19.5.80
- //
- // Memory32Fixed (ReadWrite, 0x1FF00000, 0x10000, )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000000008000000, // AddressMinimum - MIN
- 0x000000000FFFFFFF, // AddressMinimum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x0000000008000000 // RangeLength - LEN
- )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000240000000000, // AddressMinimum - MIN
- 0x000027FFDFFFFFFF, // AddressMaximum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x000003FFE0000000 // RangeLength - LEN
- )
- })
- Method (_CRS, 0, Serialized) {
- Return (RBUF)
- }
- //
- // Declare an _OSC (OS Control Handoff) method which takes 4 arguments.
- //
- // Argments:
- // Arg0 A Buffer containing a UUID
- // Arg1 An Integer containing a Revision ID of the buffer format
- // Arg2 An Integer containing a count of entries in Arg3
- // Arg3 A Buffer containing a list of DWORD capabilities
- // Return Value:
- // A Buffer containing a list of capabilities
- // See the APCI spec, Section 6.2.10,
- // and the PCI FW spec, Section 4.5.
- //
- // The following is an example, and may need modification for
- // specific implementations.
- //
- Name (SUPP, 0) // PCI _OSC Support Field value
- Name (CTRL, 0) // PCI _OSC Control Field value
- Method (_OSC, 4) {
- //
- // Look for the PCI Host Bridge Interface UUID.
- // Section 6.2.10.3
- //
- //
- // Create DWord-adressable fields from the Capabilities Buffer
- // Create CDW1 outside the test as it's used in the else clause.
- //
- CreateDWordField (Arg3, 0, CDW1)
- If (LEqual (Arg0,ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))) {
- CreateDWordField (Arg3, 4, CDW2)
- CreateDWordField (Arg3, 8, CDW3)
- //
- // Save Capabilities DWord 2 & 3
- //
- Store (CDW2, SUPP)
- Store (CDW3, CTRL)
- //
- // Only allow native hot plug control if OS supports:
- // ASPM
- // Clock PM
- // MSI/MSI-X
- //
- If (LNotEqual (And (SUPP, 0x16), 0x16)) {
- //
- // Mask bit 0 (and undefined bits)
- //
- And (CTRL, 0x1E, CTRL)
- }
- //
- // Never allow native Hot plug, PME.
- // Never allow SHPC (no SHPC controller in this system).
- // Only allow PCIe AER control if PCIe AER Firmware-First is disabled
- // Allows PCI Express Capability Structure control
- //
- if (AERF) {
- And (CTRL, 0x10, CTRL)
- } Else {
- And (CTRL, 0x18, CTRL)
- }
- //
- // Check for unknown revision.
- //
- If (LNotEqual (Arg1, One)) {
- Or (CDW1, 0x08, CDW1)
- }
- //
- // Check if capabilities bits were masked.
- //
- If (LNotEqual (CDW3, CTRL)) {
- Or (CDW1, 0x10, CDW1)
- }
- //
- // Update DWORD3 in the buffer.
- //
- Store (CTRL, CDW3)
- Return (Arg3)
- } Else {
- //
- // Unrecognized UUID
- //
- Or (CDW1, 4, CDW1)
- Return (Arg3)
- }
- } // End _OSC
- //
- // Declare a _DSM method for various functions called by the OS.
- // See the APCI spec, Section 9.14.1,
- // and the PCI FW spec, Section 4.6.
- // See also:
- // http://download.microsoft.com/download/9/c/5/9c5b2167-8017-4bae-9fde-d599bac8184a/PCI-rsc.doc
- //
- Method (_DSM, 0x4, Serialized) {
- //
- // Match against the _DSM PCI GUID.
- //
- If (LEqual (Arg0, ToUUID("E5C937D0-3553-4d7a-9117-EA4D19C3434D"))) {
- Switch (ToInteger(Arg2))
- {
- //
- // Function 0: Return supported functions as a bitfield
- // with one bit for each supported function.
- // Bit 0 must always be set, as that represents
- // function 0 (which is what is being called here).
- // Support for different functions may depend on
- // the revision ID of the interface, passed as Arg1.
- //
- Case (0) {
- //
- // Functions 0-7 are supported.
- //
- Return (Buffer() {0x01})
- }
- }
- }
- //
- // If not one of the function identifiers we recognize, then return a buffer
- // with bit 0 set to 0 indicating no functions supported.
- //
- Return (Buffer() {0})
- }
- //
- // Root Port 0 Device within the Root Complex.
- //
- Device (RP0) {
- //
- // Device 0, Function 0.
- //
- Name (_ADR, 0x00000000)
- }
- Method (_PXM, 0, NotSerialized) {
- // Patch by code
- Return(0xFF)
- }
- } // PCI5 RCA5
- // PCI6 RCA6
- Device (PCI6) {
- //
- // Hardware ID must be PNP0A08, which maps to a PCIe root complex.
- // Section 6.1.5
- //
- Name (_HID,"PNP0A08")
- Name (_CCA, ONE)
- Method (_STA, 0, NotSerialized) {
- Return (0xF) // The default value is 0x0. Unfortunately, it breaks
- // run-time patching as the representation of 0 is special
- // encoding and cannot be patched to expand with extra bytes
- // easily. As such, we default to 0xF and patch this based
- // on whether the port was enabled or not by the BIOS.
- }
- //
- // Optionally, include a compatible ID of PNP0A03, which maps to a PCI
- // root complex for use with pre-PCIe operating systems.
- // Section 6.1.2
- //
- Name (_CID,"PNP0A03")
- //
- // Declare the segment number of this root complex. Most systems only
- // have one segment, which is numbered 0.
- // Section 6.5.6
- //
- Name (_SEG, 4)
- //
- // Declare the base bus number, which is the bus number of the root
- // bus in this root complex. This is usually 0, but need not be.
- // For root complexes supporting multiple root busses, this should
- // be the lowest numbered root bus.
- // Section 6.5.5
- //
- Name (_BBN, 0)
- //
- // The _UID value provides a way of uniquely identifying a device
- // in the case where more than one instance of a specific device
- // is implemented with the same _HID/_CID. For systems with a
- // single root complex, this is usually just 0. For systems with
- // multiple root complexes, this should be different for each
- // root complex.
- // Section 6.1.12
- //
- Name (_UID, "PCI6")
- Name (_STR, Unicode("PCIe 6 Device"))
- //
- // Declare the PCI Routing Table.
- // This defines SPI mappings of the four line-based interrupts
- // associated with the root complex and hierarchy below it.
- // Section 6.2.12
- //
- Name (_PRT, Package() {
- //
- // Routing for device 0, all functions.
- // Note: ARM doesn't support LNK nodes, so the third param
- // is 0 and the fourth param is the SPI number of the interrupt
- // line. In this example, the A/B/C/D interrupts are wired to
- // SPI lines 152/153/154/155 respectively. PCI6 RCA6
- //
- Package() {0x0001FFFF, 0, 0, 152},
- Package() {0x0001FFFF, 1, 0, 153},
- Package() {0x0001FFFF, 2, 0, 154},
- Package() {0x0001FFFF, 3, 0, 155},
- Package() {0x0002FFFF, 0, 0, 152},
- Package() {0x0002FFFF, 1, 0, 153},
- Package() {0x0002FFFF, 2, 0, 154},
- Package() {0x0002FFFF, 3, 0, 155},
- Package() {0x0003FFFF, 0, 0, 152},
- Package() {0x0003FFFF, 1, 0, 153},
- Package() {0x0003FFFF, 2, 0, 154},
- Package() {0x0003FFFF, 3, 0, 155},
- Package() {0x0004FFFF, 0, 0, 152},
- Package() {0x0004FFFF, 1, 0, 153},
- Package() {0x0004FFFF, 2, 0, 154},
- Package() {0x0004FFFF, 3, 0, 155},
- Package() {0x0005FFFF, 0, 0, 152},
- Package() {0x0005FFFF, 1, 0, 153},
- Package() {0x0005FFFF, 2, 0, 154},
- Package() {0x0005FFFF, 3, 0, 155},
- Package() {0x0006FFFF, 0, 0, 152},
- Package() {0x0006FFFF, 1, 0, 153},
- Package() {0x0006FFFF, 2, 0, 154},
- Package() {0x0006FFFF, 3, 0, 155},
- Package() {0x0007FFFF, 0, 0, 152},
- Package() {0x0007FFFF, 1, 0, 153},
- Package() {0x0007FFFF, 2, 0, 154},
- Package() {0x0007FFFF, 3, 0, 155},
- Package() {0x0008FFFF, 0, 0, 152},
- Package() {0x0008FFFF, 1, 0, 153},
- Package() {0x0008FFFF, 2, 0, 154},
- Package() {0x0008FFFF, 3, 0, 155},
- })
- //
- // Declare the resources assigned to this root complex.
- // Section 6.2.2
- //
- Method (_CBA, 0, Serialized) {
- Return (0x2BFFF0000000)
- }
- Name (RBUF, ResourceTemplate () {
- //
- // Declare the range of bus numbers assigned to this root
- // complex. In this example, the minimum bus number will be
- // 0, the maximum bus number will be 0xFF, supporting
- // 256 busses total.
- // Section 19.5.141
- //
- WordBusNumber (
- ResourceProducer,
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- PosDecode, // Decode
- 0, // AddressGranularity
- 0, // AddressMinimum - Minimum Bus Number
- 255, // AddressMaximum - Maximum Bus Number
- 0, // AddressTranslation - Set to 0
- 256) // RangeLength - Number of Busses
- //
- // Declare the memory range to be used for BAR memory
- // windows. This declares a 4GB region starting at
- // 0x4000000000.
- // Section 19.5.80
- //
- // Memory32Fixed (ReadWrite, 0x1FF40000, 0x10000, )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000000010000000, // AddressMinimum - MIN
- 0x0000000017FFFFFF, // AddressMinimum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x0000000008000000 // RangeLength - LEN
- )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000280000000000, // AddressMinimum - MIN
- 0x00002BFFDFFFFFFF, // AddressMaximum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x000003FFE0000000 // RangeLength - LEN
- )
- })
- Method (_CRS, 0, Serialized) {
- Return (RBUF)
- }
- //
- // Declare an _OSC (OS Control Handoff) method which takes 4 arguments.
- //
- // Argments:
- // Arg0 A Buffer containing a UUID
- // Arg1 An Integer containing a Revision ID of the buffer format
- // Arg2 An Integer containing a count of entries in Arg3
- // Arg3 A Buffer containing a list of DWORD capabilities
- // Return Value:
- // A Buffer containing a list of capabilities
- // See the APCI spec, Section 6.2.10,
- // and the PCI FW spec, Section 4.5.
- //
- // The following is an example, and may need modification for
- // specific implementations.
- //
- Name (SUPP,0) // PCI _OSC Support Field value
- Name (CTRL,0) // PCI _OSC Control Field value
- Method (_OSC, 4) {
- //
- // Look for the PCI Host Bridge Interface UUID.
- // Section 6.2.10.3
- //
- //
- // Create DWord-adressable fields from the Capabilities Buffer
- // Create CDW1 outside the test as it's used in the else clause.
- //
- CreateDWordField (Arg3,0,CDW1)
- If (LEqual (Arg0,ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))) {
- CreateDWordField (Arg3,4,CDW2)
- CreateDWordField (Arg3,8,CDW3)
- //
- // Save Capabilities DWord 2 & 3
- //
- Store (CDW2,SUPP)
- Store (CDW3,CTRL)
- //
- // Only allow native hot plug control if OS supports:
- // ASPM
- // Clock PM
- // MSI/MSI-X
- //
- If (LNotEqual (And (SUPP, 0x16), 0x16)) {
- //
- // Mask bit 0 (and undefined bits)
- //
- And (CTRL,0x1E,CTRL)
- }
- //
- // Never allow native Hot plug, PME.
- // Never allow SHPC (no SHPC controller in this system).
- // Only allow PCIe AER control if PCIe AER Firmware-First is disabled
- // Allows PCI Express Capability Structure control
- //
- if (AERF) {
- And (CTRL, 0x10, CTRL)
- } Else {
- And (CTRL, 0x18, CTRL)
- }
- //
- // Check for unknown revision.
- //
- If (LNotEqual (Arg1,One)) {
- Or (CDW1,0x08,CDW1)
- }
- //
- // Check if capabilities bits were masked.
- //
- If (LNotEqual (CDW3,CTRL)) {
- Or (CDW1,0x10,CDW1)
- }
- //
- // Update DWORD3 in the buffer.
- //
- Store (CTRL,CDW3)
- Return (Arg3)
- } Else {
- //
- // Unrecognized UUID
- //
- Or (CDW1,4,CDW1)
- Return (Arg3)
- }
- } // End _OSC
- //
- // Declare a _DSM method for various functions called by the OS.
- // See the APCI spec, Section 9.14.1,
- // and the PCI FW spec, Section 4.6.
- // See also:
- // http://download.microsoft.com/download/9/c/5/9c5b2167-8017-4bae-9fde-d599bac8184a/PCI-rsc.doc
- //
- Method (_DSM, 0x4, Serialized) {
- //
- // Match against the _DSM PCI GUID.
- //
- If (LEqual (Arg0,ToUUID("E5C937D0-3553-4d7a-9117-EA4D19C3434D"))) {
- Switch (ToInteger(Arg2)) {
- //
- // Function 0: Return supported functions as a bitfield
- // with one bit for each supported function.
- // Bit 0 must always be set, as that represents
- // function 0 (which is what is being called here).
- // Support for different functions may depend on
- // the revision ID of the interface, passed as Arg1.
- //
- Case (0) {
- //
- // Functions 0-7 are supported.
- //
- Return (Buffer() {0x01})
- }
- }
- }
- //
- // If not one of the function identifiers we recognize, then return a buffer
- // with bit 0 set to 0 indicating no functions supported.
- //
- Return (Buffer() {0})
- }
- //
- // Root Port 0 Device within the Root Complex.
- //
- Device (RP0) {
- //
- // Device 0, Function 0.
- //
- Name (_ADR, 0x00000000)
- }
- Method (_PXM, 0, NotSerialized) {
- // Patch by code
- Return(0xFF)
- }
- } // PCI6 RCA6
- // PCI7 RCA7
- Device (PCI7) {
- //
- // Hardware ID must be PNP0A08, which maps to a PCIe root complex.
- // Section 6.1.5
- //
- Name (_HID,"PNP0A08")
- Name (_CCA, ONE)
- Method (_STA, 0, NotSerialized) {
- Return (0xF) // The default value is 0x0. Unfortunately, it breaks
- // run-time patching as the representation of 0 is special
- // encoding and cannot be patched to expand with extra bytes
- // easily. As such, we default to 0xF and patch this based
- // on whether the port was enabled or not by the BIOS.
- }
- //
- // Optionally, include a compatible ID of PNP0A03, which maps to a PCI
- // root complex for use with pre-PCIe operating systems.
- // Section 6.1.2
- //
- Name (_CID,"PNP0A03")
- //
- // Declare the segment number of this root complex. Most systems only
- // have one segment, which is numbered 0.
- // Section 6.5.6
- //
- Name (_SEG, 5)
- //
- // Declare the base bus number, which is the bus number of the root
- // bus in this root complex. This is usually 0, but need not be.
- // For root complexes supporting multiple root busses, this should
- // be the lowest numbered root bus.
- // Section 6.5.5
- //
- Name (_BBN, 0)
- //
- // The _UID value provides a way of uniquely identifying a device
- // in the case where more than one instance of a specific device
- // is implemented with the same _HID/_CID. For systems with a
- // single root complex, this is usually just 0. For systems with
- // multiple root complexes, this should be different for each
- // root complex.
- // Section 6.1.12
- //
- Name (_UID, "PCI7")
- Name (_STR, Unicode("PCIe 7 Device"))
- //
- // Declare the PCI Routing Table.
- // This defines SPI mappings of the four line-based interrupts
- // associated with the root complex and hierarchy below it.
- // Section 6.2.12
- //
- Name (_PRT, Package() {
- //
- // Routing for device 0, all functions.
- // Note: ARM doesn't support LNK nodes, so the third param
- // is 0 and the fourth param is the SPI number of the interrupt
- // line. In this example, the A/B/C/D interrupts are wired to
- // SPI lines 156/157/158/159 respectively. PCI7 RCA7
- //
- Package() {0x0001FFFF, 0, 0, 156},
- Package() {0x0001FFFF, 1, 0, 157},
- Package() {0x0001FFFF, 2, 0, 158},
- Package() {0x0001FFFF, 3, 0, 159},
- Package() {0x0002FFFF, 0, 0, 156},
- Package() {0x0002FFFF, 1, 0, 157},
- Package() {0x0002FFFF, 2, 0, 158},
- Package() {0x0002FFFF, 3, 0, 159},
- Package() {0x0003FFFF, 0, 0, 156},
- Package() {0x0003FFFF, 1, 0, 157},
- Package() {0x0003FFFF, 2, 0, 158},
- Package() {0x0003FFFF, 3, 0, 159},
- Package() {0x0004FFFF, 0, 0, 156},
- Package() {0x0004FFFF, 1, 0, 157},
- Package() {0x0004FFFF, 2, 0, 158},
- Package() {0x0004FFFF, 3, 0, 159},
- Package() {0x0005FFFF, 0, 0, 156},
- Package() {0x0005FFFF, 1, 0, 157},
- Package() {0x0005FFFF, 2, 0, 158},
- Package() {0x0005FFFF, 3, 0, 159},
- Package() {0x0006FFFF, 0, 0, 156},
- Package() {0x0006FFFF, 1, 0, 157},
- Package() {0x0006FFFF, 2, 0, 158},
- Package() {0x0006FFFF, 3, 0, 159},
- Package() {0x0007FFFF, 0, 0, 156},
- Package() {0x0007FFFF, 1, 0, 157},
- Package() {0x0007FFFF, 2, 0, 158},
- Package() {0x0007FFFF, 3, 0, 159},
- Package() {0x0008FFFF, 0, 0, 156},
- Package() {0x0008FFFF, 1, 0, 157},
- Package() {0x0008FFFF, 2, 0, 158},
- Package() {0x0008FFFF, 3, 0, 159},
- })
- //
- // Declare the resources assigned to this root complex.
- // Section 6.2.2
- //
- Method (_CBA, 0, Serialized) {
- Return (0x2FFFF0000000)
- }
- Name (RBUF, ResourceTemplate () {
- //
- // Declare the range of bus numbers assigned to this root
- // complex. In this example, the minimum bus number will be
- // 0, the maximum bus number will be 0xFF, supporting
- // 256 busses total.
- // Section 19.5.141
- //
- WordBusNumber (
- ResourceProducer,
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- PosDecode, // Decode
- 0, // AddressGranularity
- 0, // AddressMinimum - Minimum Bus Number
- 255, // AddressMaximum - Maximum Bus Number
- 0, // AddressTranslation - Set to 0
- 256) // RangeLength - Number of Busses
- //
- // Declare the memory range to be used for BAR memory
- // windows. This declares a 4GB region starting at
- // 0x4000000000.
- // Section 19.5.80
- //
- // Memory32Fixed (ReadWrite, 0x1FF40000, 0x10000, )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x0000000018000000, // AddressMinimum - MIN
- 0x000000001FFFFFFF, // AddressMinimum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x0000000008000000 // RangeLength - LEN
- )
- QWordMemory (
- ResourceProducer, // ResourceUsage
- PosDecode, // Decode
- MinFixed, // IsMinFixed
- MaxFixed, // IsMaxFixed
- NonCacheable, // NonCacheable
- ReadWrite, // ReadAndWrite
- 0x0000000000000000, // AddressGranularity - GRA
- 0x00002C0000000000, // AddressMinimum - MIN
- 0x00002FFFDFFFFFFF, // AddressMaximum - MAX
- 0x0000000000000000, // AddressTranslation - TRA
- 0x000003FFE0000000 // RangeLength - LEN
- )
- })
- Method (_CRS, 0, Serialized) {
- Return (RBUF)
- }
- //
- // Declare an _OSC (OS Control Handoff) method which takes 4 arguments.
- //
- // Argments:
- // Arg0 A Buffer containing a UUID
- // Arg1 An Integer containing a Revision ID of the buffer format
- // Arg2 An Integer containing a count of entries in Arg3
- // Arg3 A Buffer containing a list of DWORD capabilities
- // Return Value:
- // A Buffer containing a list of capabilities
- // See the APCI spec, Section 6.2.10,
- // and the PCI FW spec, Section 4.5.
- //
- // The following is an example, and may need modification for
- // specific implementations.
- //
- Name (SUPP,0) // PCI _OSC Support Field value
- Name (CTRL,0) // PCI _OSC Control Field value
- Method (_OSC, 4) {
- //
- // Look for the PCI Host Bridge Interface UUID.
- // Section 6.2.10.3
- //
- //
- // Create DWord-adressable fields from the Capabilities Buffer
- // Create CDW1 outside the test as it's used in the else clause.
- //
- CreateDWordField (Arg3,0,CDW1)
- If (LEqual (Arg0,ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))) {
- CreateDWordField (Arg3,4,CDW2)
- CreateDWordField (Arg3,8,CDW3)
- //
- // Save Capabilities DWord 2 & 3
- //
- Store (CDW2,SUPP)
- Store (CDW3,CTRL)
- //
- // Only allow native hot plug control if OS supports:
- // ASPM
- // Clock PM
- // MSI/MSI-X
- //
- If (LNotEqual (And (SUPP, 0x16), 0x16)) {
- //
- // Mask bit 0 (and undefined bits)
- //
- And (CTRL,0x1E,CTRL)
- }
- //
- // Never allow native Hot plug, PME.
- // Never allow SHPC (no SHPC controller in this system).
- // Only allow PCIe AER control if PCIe AER Firmware-First is disabled
- // Allows PCI Express Capability Structure control
- //
- if (AERF) {
- And (CTRL, 0x10, CTRL)
- } Else {
- And (CTRL, 0x18, CTRL)
- }
- //
- // Check for unknown revision.
- //
- If (LNotEqual (Arg1,One)) {
- Or (CDW1,0x08,CDW1)
- }
- //
- // Check if capabilities bits were masked.
- //
- If (LNotEqual (CDW3,CTRL)) {
- Or (CDW1,0x10,CDW1)
- }
- //
- // Update DWORD3 in the buffer.
- //
- Store (CTRL,CDW3)
- Return (Arg3)
- } Else {
- //
- // Unrecognized UUID
- //
- Or (CDW1,4,CDW1)
- Return (Arg3)
- }
- } // End _OSC
- //
- // Declare a _DSM method for various functions called by the OS.
- // See the APCI spec, Section 9.14.1,
- // and the PCI FW spec, Section 4.6.
- // See also:
- // http://download.microsoft.com/download/9/c/5/9c5b2167-8017-4bae-9fde-d599bac8184a/PCI-rsc.doc
- //
- Method (_DSM, 0x4, Serialized) {
- //
- // Match against the _DSM PCI GUID.
- //
- If (LEqual (Arg0,ToUUID("E5C937D0-3553-4d7a-9117-EA4D19C3434D"))) {
- Switch (ToInteger(Arg2)) {
- //
- // Function 0: Return supported functions as a bitfield
- // with one bit for each supported function.
- // Bit 0 must always be set, as that represents
- // function 0 (which is what is being called here).
- // Support for different functions may depend on
- // the revision ID of the interface, passed as Arg1.
- //
- Case (0) {
- //
- // Functions 0-7 are supported.
- //
- Return (Buffer() {0x01})
- }
- }
- }
- //
- // If not one of the function identifiers we recognize, then return a buffer
- // with bit 0 set to 0 indicating no functions supported.
- //
- Return (Buffer() {0})
- }
- //
- // Root Port 0 Device within the Root Complex.
- //
- Device (RP0) {
- //
- // Device 0, Function 0.
- //
- Name (_ADR, 0x00000000)
- }
- Method (_PXM, 0, NotSerialized) {
- // Patch by code
- Return(0xFF)
- }
- } // PCI7 RCA7
|