Platform.h 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /** @file
  2. Platform PEI module include file.
  3. Copyright (c) 2006 - 2019 Intel Corporation. All rights reserved. <BR>
  4. SPDX-License-Identifier: BSD-2-Clause-Patent
  5. **/
  6. #ifndef _PLATFORM_PEI_H_INCLUDED_
  7. #define _PLATFORM_PEI_H_INCLUDED_
  8. VOID
  9. AddIoMemoryBaseSizeHob (
  10. EFI_PHYSICAL_ADDRESS MemoryBase,
  11. UINT64 MemorySize
  12. );
  13. VOID
  14. AddIoMemoryRangeHob (
  15. EFI_PHYSICAL_ADDRESS MemoryBase,
  16. EFI_PHYSICAL_ADDRESS MemoryLimit
  17. );
  18. VOID
  19. AddMemoryBaseSizeHob (
  20. EFI_PHYSICAL_ADDRESS MemoryBase,
  21. UINT64 MemorySize
  22. );
  23. VOID
  24. AddMemoryRangeHob (
  25. EFI_PHYSICAL_ADDRESS MemoryBase,
  26. EFI_PHYSICAL_ADDRESS MemoryLimit
  27. );
  28. VOID
  29. AddUntestedMemoryBaseSizeHob (
  30. EFI_PHYSICAL_ADDRESS MemoryBase,
  31. UINT64 MemorySize
  32. );
  33. VOID
  34. AddReservedMemoryBaseSizeHob (
  35. EFI_PHYSICAL_ADDRESS MemoryBase,
  36. UINT64 MemorySize,
  37. BOOLEAN Cacheable
  38. );
  39. VOID
  40. AddressWidthInitialization (
  41. VOID
  42. );
  43. VOID
  44. X58TsegMbytesInitialization (
  45. VOID
  46. );
  47. EFI_STATUS
  48. PublishPeiMemory (
  49. VOID
  50. );
  51. UINT32
  52. GetSystemMemorySizeBelow4gb (
  53. VOID
  54. );
  55. VOID
  56. InitializeRamRegions (
  57. VOID
  58. );
  59. VOID
  60. InstallFeatureControlCallback (
  61. VOID
  62. );
  63. extern EFI_BOOT_MODE mBootMode;
  64. extern BOOLEAN mS3Supported;
  65. extern UINT8 mPhysMemAddressWidth;
  66. extern UINT32 mMaxCpuCount;
  67. extern UINT16 mHostBridgeDevId;
  68. #endif // _PLATFORM_PEI_H_INCLUDED_