PeiAspireVn7Dash572GInitLib.h 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344
  1. /** @file
  2. Copyright (c) 2017 - 2019, Intel Corporation. All rights reserved.<BR>
  3. SPDX-License-Identifier: BSD-2-Clause-Patent
  4. **/
  5. #ifndef _PEI_KABYLAKE_RVP3_BOARD_INIT_LIB_H_
  6. #define _PEI_KABYLAKE_RVP3_BOARD_INIT_LIB_H_
  7. #include <Uefi.h>
  8. #include <Library/BaseLib.h>
  9. #include <Library/PcdLib.h>
  10. #include <Library/MemoryAllocationLib.h>
  11. #include <Library/DebugLib.h>
  12. #include <Library/GpioLib.h>
  13. #include <Ppi/SiPolicy.h>
  14. #include <PchHsioPtssTables.h>
  15. #include <IoExpander.h>
  16. #include <PlatformBoardId.h>
  17. extern const UINT8 mDqByteMapSklRvp3[2][6][2];
  18. extern const UINT8 mDqsMapCpu2DramSklRvp3[2][8];
  19. extern const UINT8 mSkylakeRvp3Spd110[];
  20. extern const UINT16 mSkylakeRvp3Spd110Size;
  21. extern const UINT8 mSkylakeRvp3Spd[];
  22. extern const UINT16 mSkylakeRvp3SpdSize;
  23. extern HSIO_PTSS_TABLES PchLpHsioPtss_Bx_KabylakeRvp3[];
  24. extern UINT16 PchLpHsioPtss_Bx_KabylakeRvp3_Size;
  25. extern HSIO_PTSS_TABLES PchLpHsioPtss_Cx_KabylakeRvp3[];
  26. extern UINT16 PchLpHsioPtss_Cx_KabylakeRvp3_Size;
  27. extern HDAUDIO_VERB_TABLE HdaVerbTableAlc286Rvp3;
  28. extern GPIO_INIT_CONFIG mGpioTableLpddr3Rvp3UcmcDevice[];
  29. extern UINT16 mGpioTableLpddr3Rvp3UcmcDeviceSize;
  30. extern IO_EXPANDER_GPIO_CONFIG mGpioTableIoExpander[];
  31. extern UINT16 mGpioTableIoExpanderSize;
  32. extern GPIO_INIT_CONFIG mGpioTableLpDdr3Rvp3Touchpanel;
  33. extern GPIO_INIT_CONFIG mGpioTableLpDdr3Rvp3[];
  34. extern UINT16 mGpioTableLpDdr3Rvp3Size;
  35. #endif // _PEI_KABYLAKE_RVP3_BOARD_INIT_LIB_H_