123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121 |
- /** @file
- ACPI DSDT table
- Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
- SPDX-License-Identifier: BSD-2-Clause-Patent
- **/
- DefinitionBlock (
- "DSDT.aml",
- "DSDT",
- 0x02, // DSDT revision.
- // A Revision field value greater than or equal to 2 signifies that integers
- // declared within the Definition Block are to be evaluated as 64-bit values
- "INTEL", // OEM ID (6 byte string)
- "SKL ",// OEM table ID (8 byte string)
- 0x0 // OEM version of DSDT table (4 byte Integer)
- )
- // BEGIN OF ASL SCOPE
- {
- External(LHIH)
- External(LLOW)
- External(IGDS)
- External(LIDS)
- External(BRTL)
- External(ALSE)
- External(GSMI)
- External(\_SB.PCI0.GFX0.ALSI)
- External(\_SB.PCI0.GFX0.CDCK)
- External(\_SB.PCI0.GFX0.CBLV)
- External(\_SB.PCI0.GFX0.GSSE)
- External(\_SB.PCI0.PEG0, DeviceObj)
- External(\_SB.PCI0.PEG0.PEGP, DeviceObj)
- External(\_SB.PCI0.PEG1, DeviceObj)
- External(\_SB.PCI0.PEG2, DeviceObj)
- External(\_SB.PCI0.GFX0.DD1F, DeviceObj)
- External(\_SB.PCI0.GFX0.GDCK, MethodObj)
- External(\_SB.PCI0.GFX0.GHDS, MethodObj)
- External(\_SB.PCI0.GFX0.AINT, MethodObj)
- External(\_SB.PCI0.GFX0.GLID, MethodObj)
- External(\_SB.PCI0.GFX0.GSCI, MethodObj)
- External(\_PR.PR00._PSS, MethodObj)
- External(\_PR.PR00.LPSS, PkgObj)
- External(\_PR.PR00.TPSS, PkgObj)
- External(\_PR.PR00._PPC, MethodObj)
- External(\_PR.CPPC, IntObj)
- External(\_TZ.TZ00, DeviceObj)
- External(\_TZ.TZ01, DeviceObj)
- External(\_TZ.ETMD, IntObj)
- External(\_TZ.FN00._OFF, MethodObj)
- // Miscellaneous services enabled in Project
- Include ("AMLUPD.asl")
- Include ("Acpi/GlobalNvs.asl")
- Include ("PciTree.asl")
- if(LEqual(ECR1,1)){
- Scope(\_SB.PCI0) {
- //
- // PCI-specific method's GUID
- //
- Name(PCIG, ToUUID("E5C937D0-3553-4d7a-9117-EA4D19C3434D"))
- //
- // PCI's _DSM - an attempt at modular _DSM implementation
- // When writing your own _DSM function that needs to include PCI-specific methods, do this:
- //
- // Method(_YOUR_DSM,4){
- // if(Lequal(Arg0,PCIG)) { return(PCID(Arg0,Arg1,Arg2,Arg3)) }
- // ...continue your _DSM by checking different GUIDs...
- // else { return(0) }
- // }
- //
- Method(PCID, 4, Serialized) {
- If(LEqual(Arg0, PCIG)) { // PCIE capabilities UUID
- If(LGreaterEqual(Arg1,3)) { // revision at least 3
- If(LEqual(Arg2,0)) { Return (Buffer(2){0x01,0x03}) } // function 0: list of supported functions
- If(LEqual(Arg2,8)) { Return (1) } // function 8: Avoiding Power-On Reset Delay Duplication on Sx Resume
- If(LEqual(Arg2,9)) { Return (Package(5){50000,Ones,Ones,50000,Ones}) } // function 9: Specifying Device Readiness Durations
- }
- }
- return (Buffer(1){0})
- }
- }//scope
- }//if
- Scope(\_SB.PCI0) {
- //PciCheck, Arg0=UUID, returns true if support for 'PCI delays optimization ECR' is enabled and the UUID is correct
- Method(PCIC,1,Serialized) {
- If(LEqual(ECR1,1)) {
- If(LEqual(Arg0, PCIG)) {
- return (1)
- }
- }
- return (0)
- }
- }
- Include ("Pch.asl") // Not in this package. Refer to the PCH Reference Code accordingly
- Include ("LpcB.asl")
- Include ("Platform.asl")
- Include ("CPU.asl")
- Include ("PCI_DRC.ASL")
- Include ("Video.asl")
- Include ("PlatformGnvs.asl")
- Include ("Gpe.asl")
- Name(\_S0, Package(4){0x0,0x0,0,0}) // mandatory System state
- if(SS1) { Name(\_S1, Package(4){0x1,0x0,0,0})}
- if(SS3) { Name(\_S3, Package(4){0x5,0x0,0,0})}
- if(SS4) { Name(\_S4, Package(4){0x6,0x0,0,0})}
- Name(\_S5, Package(4){0x7,0x0,0,0}) // mandatory System state
- Method(PTS, 1) { // METHOD CALLED FROM _PTS PRIOR TO ENTER ANY SLEEP STATE
- If(Arg0) // entering any sleep state
- {
- }
- }
- Method(WAK, 1) { // METHOD CALLED FROM _WAK RIGHT AFTER WAKE UP
- }
- }// End of ASL File
|