123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449 |
- /*
- * DTS file for AMD Seattle (Rev.B) Overdrive Development Board
- *
- * Copyright 2015 - 2016 ADVANCED MICRO DEVICES, INC. All Rights Reserved.
- *
- * SPDX-License-Identifier: BSD-2-Clause-Patent
- *
- */
- /dts-v1/;
- / {
- model = "AMD Seattle (Rev.B) Development Board (Overdrive)";
- compatible = "amd,seattle-overdrive", "amd,seattle";
- interrupt-parent = <&gic>;
- #address-cells = <0x2>;
- #size-cells = <0x2>;
- gic: interrupt-controller@e1101000 {
- compatible = "arm,gic-400", "arm,cortex-a15-gic";
- interrupt-controller;
- #interrupt-cells = <0x3>;
- #address-cells = <0x2>;
- #size-cells = <0x2>;
- reg = <0x0 0xe1110000 0x0 0x1000>,
- <0x0 0xe112f000 0x0 0x2000>,
- <0x0 0xe1140000 0x0 0x2000>,
- <0x0 0xe1160000 0x0 0x2000>;
- interrupts = <0x1 0x9 0xf04>;
- ranges = <0x0 0x0 0x0 0xe1100000 0x0 0x100000>;
- msi: v2m@e0080000 {
- compatible = "arm,gic-v2m-frame";
- msi-controller;
- reg = <0x0 0x80000 0x0 0x1000>;
- };
- };
- timer {
- compatible = "arm,armv8-timer";
- interrupts = <0x1 0xd 0xff04>,
- <0x1 0xe 0xff04>,
- <0x1 0xb 0xff04>,
- <0x1 0xa 0xff04>;
- };
- smb {
- compatible = "simple-bus";
- #address-cells = <0x2>;
- #size-cells = <0x2>;
- ranges;
- /*
- * dma-ranges is 40-bit address space containing:
- * - GICv2m MSI register is at 0xe0080000
- * - DRAM range [0x8000000000 to 0xffffffffff]
- */
- dma-ranges = <0x0 0x0 0x0 0x0 0x100 0x0>;
- sata_clk: clk333mhz {
- compatible = "fixed-clock";
- #clock-cells = <0x0>;
- clock-frequency = <333000000>;
- clock-output-names = "sataclk_333mhz";
- };
- i2c_clk: clk250mhz_4 {
- compatible = "fixed-clock";
- #clock-cells = <0x0>;
- clock-frequency = <250000000>;
- clock-output-names = "miscclk_250mhz";
- };
- apb_clk: clk100mhz_1 {
- compatible = "fixed-clock";
- #clock-cells = <0x0>;
- clock-frequency = <100000000>;
- clock-output-names = "uartspiclk_100mhz";
- };
- sata0_smmu: smmu@e0200000 {
- compatible = "arm,mmu-401";
- reg = <0 0xe0200000 0 0x10000>;
- #global-interrupts = <1>;
- interrupts = /* Uses combined intr for both
- * global and context
- */
- <0 332 4>,
- <0 332 4>;
- #iommu-cells = <2>;
- dma-coherent;
- };
- sata1_smmu: smmu@e0c00000 {
- compatible = "arm,mmu-401";
- reg = <0 0xe0c00000 0 0x10000>;
- #global-interrupts = <1>;
- interrupts = /* Uses combined intr for both
- * global and context
- */
- <0 331 4>,
- <0 331 4>;
- #iommu-cells = <1>;
- dma-coherent;
- };
- sata@e0300000 {
- compatible = "snps,dwc-ahci";
- reg = <0x0 0xe0300000 0x0 0xf0000>;
- interrupts = <0x0 0x163 0x4>;
- clocks = <&sata_clk>;
- dma-coherent;
- iommus = <&sata0_smmu 0x0 0x1f>;
- };
- sata@e0d00000 {
- status = "disabled";
- compatible = "snps,dwc-ahci";
- reg = <0x0 0xe0d00000 0x0 0xf0000>;
- interrupts = <0x0 0x162 0x4>;
- clocks = <&sata_clk>;
- dma-coherent;
- iommus = <&sata1_smmu 0x0e>,
- <&sata1_smmu 0x0f>,
- <&sata1_smmu 0x1e>;
- };
- i2c@e1000000 {
- compatible = "snps,designware-i2c";
- reg = <0x0 0xe1000000 0x0 0x1000>;
- interrupts = <0x0 0x165 0x4>;
- clocks = <&i2c_clk>;
- };
- i2c@e0050000 {
- compatible = "snps,designware-i2c";
- reg = <0x0 0xe0050000 0x0 0x1000>;
- interrupts = <0x0 0x154 0x4>;
- clocks = <&i2c_clk>;
- };
- serial@e1010000 {
- compatible = "arm,pl011", "arm,primecell";
- reg = <0x0 0xe1010000 0x0 0x1000>;
- interrupts = <0x0 0x148 0x4>;
- clocks = <&apb_clk &apb_clk>;
- clock-names = "uartclk", "apb_pclk";
- };
- ssp@e1020000 {
- compatible = "arm,pl022", "arm,primecell";
- reg = <0x0 0xe1020000 0x0 0x1000>;
- spi-controller;
- interrupts = <0x0 0x14a 0x4>;
- clocks = <&apb_clk>;
- clock-names = "apb_pclk";
- };
- ssp@e1030000 {
- compatible = "arm,pl022", "arm,primecell";
- reg = <0x0 0xe1030000 0x0 0x1000>;
- spi-controller;
- interrupts = <0x0 0x149 0x4>;
- clocks = <&apb_clk>;
- clock-names = "apb_pclk";
- num-cs = <0x1>;
- #address-cells = <0x1>;
- #size-cells = <0x0>;
- sdcard@0 {
- compatible = "mmc-spi-slot";
- reg = <0x0>;
- spi-max-frequency = <20000000>;
- voltage-ranges = <3200 3400>;
- pl022,hierarchy = <0x0>;
- pl022,interface = <0x0>;
- pl022,com-mode = <0x0>;
- pl022,rx-level-trig = <0x0>;
- pl022,tx-level-trig = <0x0>;
- };
- };
- gpio@e1050000 { /* [0 : 7] */
- compatible = "arm,pl061", "arm,primecell";
- #gpio-cells = <0x2>;
- reg = <0x0 0xe1050000 0x0 0x1000>;
- gpio-controller;
- interrupt-controller;
- #interrupt-cells = <0x2>;
- interrupts = <0x0 0x166 0x4>;
- clocks = <&apb_clk>;
- clock-names = "apb_pclk";
- };
- gpio@e0020000 { /* [8 : 15] */
- status = "disabled";
- compatible = "arm,pl061", "arm,primecell";
- #gpio-cells = <0x2>;
- reg = <0x0 0xe0020000 0x0 0x1000>;
- gpio-controller;
- interrupt-controller;
- #interrupt-cells = <0x2>;
- interrupts = <0x0 0x16e 0x4>;
- clocks = <&apb_clk>;
- clock-names = "apb_pclk";
- };
- gpio@e0030000 { /* [16 : 23] */
- status = "disabled";
- compatible = "arm,pl061", "arm,primecell";
- #gpio-cells = <0x2>;
- reg = <0x0 0xe0030000 0x0 0x1000>;
- gpio-controller;
- interrupt-controller;
- #interrupt-cells = <0x2>;
- interrupts = <0x0 0x16d 0x4>;
- clocks = <&apb_clk>;
- clock-names = "apb_pclk";
- };
- gpio@e0080000 { /* [24] */
- compatible = "arm,pl061", "arm,primecell";
- #gpio-cells = <0x2>;
- reg = <0x0 0xe0080000 0x0 0x1000>;
- gpio-controller;
- interrupt-controller;
- #interrupt-cells = <0x2>;
- interrupts = <0x0 0x169 0x4>;
- clocks = <&apb_clk>;
- clock-names = "apb_pclk";
- };
- ccp: ccp@e0100000 {
- compatible = "amd,ccp-seattle-v1a";
- reg = <0x0 0xe0100000 0x0 0x10000>;
- interrupts = <0x0 0x3 0x4>;
- dma-coherent;
- amd,zlib-support = <0x1>;
- iommus = <&sata1_smmu 0x00>,
- <&sata1_smmu 0x02>,
- <&sata1_smmu 0x40>,
- <&sata1_smmu 0x42>;
- };
- pcie: pcie@f0000000 {
- compatible = "pci-host-ecam-generic";
- #address-cells = <0x3>;
- #size-cells = <0x2>;
- #interrupt-cells = <0x1>;
- iommu-map = <0x0 &pcie_smmu 0x0 0x10000>;
- device_type = "pci";
- bus-range = <0x0 0x7f>;
- msi-parent = <&msi>;
- reg = <0x0 0xf0000000 0x0 0x10000000>;
- interrupt-map-mask = <0xff00 0x0 0x0 0x7>;
- interrupt-map = <0x1100 0x0 0x0 0x1 &gic 0x0 0x0 0x0 0x120 0x1>,
- <0x1100 0x0 0x0 0x2 &gic 0x0 0x0 0x0 0x121 0x1>,
- <0x1100 0x0 0x0 0x3 &gic 0x0 0x0 0x0 0x122 0x1>,
- <0x1100 0x0 0x0 0x4 &gic 0x0 0x0 0x0 0x123 0x1>,
- <0x1200 0x0 0x0 0x1 &gic 0x0 0x0 0x0 0x124 0x1>,
- <0x1200 0x0 0x0 0x2 &gic 0x0 0x0 0x0 0x125 0x1>,
- <0x1200 0x0 0x0 0x3 &gic 0x0 0x0 0x0 0x126 0x1>,
- <0x1200 0x0 0x0 0x4 &gic 0x0 0x0 0x0 0x127 0x1>,
- <0x1300 0x0 0x0 0x1 &gic 0x0 0x0 0x0 0x128 0x1>,
- <0x1300 0x0 0x0 0x2 &gic 0x0 0x0 0x0 0x129 0x1>,
- <0x1300 0x0 0x0 0x3 &gic 0x0 0x0 0x0 0x12a 0x1>,
- <0x1300 0x0 0x0 0x4 &gic 0x0 0x0 0x0 0x12b 0x1>;
- dma-coherent;
- dma-ranges = <0x43000000 0x0 0x0 0x0 0x0 0x100 0x0>;
- ranges = <0x1000000 0x0 0x00000000 0x0 0xefff0000 0x00 0x00010000>, /* I/O Memory (size=64K) */
- <0x2000000 0x0 0x40000000 0x0 0x40000000 0x00 0x80000000>, /* 32-bit MMIO (size=2G) */
- <0x3000000 0x1 0x00000000 0x1 0x00000000 0x7f 0x00000000>; /* 64-bit MMIO (size= 124G) */
- };
- pcie_smmu: smmu@e0a00000 {
- compatible = "arm,mmu-401";
- reg = <0 0xe0a00000 0 0x10000>;
- #global-interrupts = <1>;
- interrupts = /* Uses combined intr for both
- * global and context
- */
- <0 333 4>,
- <0 333 4>;
- #iommu-cells = <1>;
- dma-coherent;
- };
- ccn@e8000000 {
- compatible = "arm,ccn-504";
- reg = <0x0 0xe8000000 0x0 0x1000000>;
- interrupts = <0x0 0x17c 0x4>;
- };
- gwdt@e0bb0000 {
- status = "disabled";
- compatible = "arm,sbsa-gwdt";
- reg = <0x0 0xe0bb0000 0x0 0x10000
- 0x0 0xe0bc0000 0x0 0x10000>;
- reg-names = "refresh", "control";
- interrupts = <0x0 0x151 0x4>;
- interrupt-names = "ws0";
- };
- kcs@e0010000 {
- status = "disabled";
- compatible = "ipmi-kcs";
- device_type = "ipmi";
- reg = <0x0 0xe0010000 0 0x8>;
- interrupts = <0 389 4>;
- interrupt-names = "ipmi_kcs";
- reg-size = <1>;
- reg-spacing = <4>;
- };
- xgmacclk0_dma: clk250mhz_0 {
- compatible = "fixed-clock";
- #clock-cells = <0x0>;
- clock-frequency = <250000000>;
- clock-output-names = "xgmacclk0_dma_250mhz";
- };
- xgmacclk0_ptp: clk250mhz_1 {
- compatible = "fixed-clock";
- #clock-cells = <0x0>;
- clock-frequency = <250000000>;
- clock-output-names = "xgmacclk0_ptp_250mhz";
- };
- xgmacclk1_dma: clk250mhz_2 {
- compatible = "fixed-clock";
- #clock-cells = <0x0>;
- clock-frequency = <250000000>;
- clock-output-names = "xgmacclk1_dma_250mhz";
- };
- xgmacclk1_ptp: clk250mhz_3 {
- compatible = "fixed-clock";
- #clock-cells = <0x0>;
- clock-frequency = <250000000>;
- clock-output-names = "xgmacclk1_ptp_250mhz";
- };
- xgmac0_phy: phy@e1240800 {
- status = "disabled";
- compatible = "amd,xgbe-phy-seattle-v1a";
- reg = <0x0 0xe1240800 0x0 0x0400>, /* SERDES RX/TX0 */
- <0x0 0xe1250000 0x0 0x0060>, /* SERDES IR 1/2 */
- <0x0 0xe12500f8 0x0 0x0004>; /* SERDES IR 2/2 */
- interrupts = <0x0 0x143 0x4>;
- amd,speed-set = <0x0>;
- amd,serdes-blwc = <0x1 0x1 0x0>;
- amd,serdes-cdr-rate = <0x2 0x2 0x7>;
- amd,serdes-pq-skew = <0xa 0xa 0x12>;
- amd,serdes-tx-amp = <0xf 0xf 0xa>;
- amd,serdes-dfe-tap-config = <0x3 0x3 0x1>;
- amd,serdes-dfe-tap-enable = <0x0 0x0 0x7f>;
- };
- xgmac1_phy: phy@e1240c00 {
- status = "disabled";
- compatible = "amd,xgbe-phy-seattle-v1a";
- reg = <0x0 0xe1240c00 0x0 0x0400>, /* SERDES RX/TX0 */
- <0x0 0xe1250080 0x0 0x0060>, /* SERDES IR 1/2 */
- <0x0 0xe12500fc 0x0 0x0004>; /* SERDES IR 2/2 */
- interrupts = <0x0 0x142 0x4>;
- amd,speed-set = <0x0>;
- amd,serdes-blwc = <0x1 0x1 0x0>;
- amd,serdes-cdr-rate = <0x2 0x2 0x7>;
- amd,serdes-pq-skew = <0xa 0xa 0x12>;
- amd,serdes-tx-amp = <0xf 0xf 0xa>;
- amd,serdes-dfe-tap-config = <0x3 0x3 0x1>;
- amd,serdes-dfe-tap-enable = <0x0 0x0 0x7f>;
- };
- xgmac0_smmu: smmu@e0600000 {
- compatible = "arm,mmu-401";
- reg = <0 0xe0600000 0 0x10000>;
- #global-interrupts = <1>;
- interrupts = /* Uses combined intr for both
- * global and context
- */
- <0 336 4>,
- <0 336 4>;
- #iommu-cells = <2>;
- dma-coherent;
- };
- xgmac1_smmu: smmu@e0800000 {
- compatible = "arm,mmu-401";
- reg = <0 0xe0800000 0 0x10000>;
- #global-interrupts = <1>;
- interrupts = /* Uses combined intr for both
- * global and context
- */
- <0 335 4>,
- <0 335 4>;
- #iommu-cells = <2>;
- dma-coherent;
- };
- xgmac@e0700000 {
- status = "disabled";
- compatible = "amd,xgbe-seattle-v1a";
- reg = <0x0 0xe0700000 0x0 0x80000 0x0 0xe0780000 0x0 0x80000>;
- interrupts = <0x0 0x145 0x4>,
- <0x0 0x15a 0x1>,
- <0x0 0x15b 0x1>,
- <0x0 0x15c 0x1>,
- <0x0 0x15d 0x1>;
- amd,per-channel-interrupt;
- mac-address = [02 a1 a2 a3 a4 a5];
- clocks = <&xgmacclk0_dma &xgmacclk0_ptp>;
- clock-names = "dma_clk", "ptp_clk";
- phy-handle = <&xgmac0_phy>;
- phy-mode = "xgmii";
- dma-coherent;
- iommus = <&xgmac0_smmu 0x00 0x17>; /* 0-7, 16-23 */
- };
- xgmac@e0900000 {
- status = "disabled";
- compatible = "amd,xgbe-seattle-v1a";
- reg = <0x0 0xe0900000 0x0 0x80000 0x0 0xe0980000 0x0 0x80000>;
- interrupts = <0x0 0x144 0x4>,
- <0x0 0x155 0x1>,
- <0x0 0x156 0x1>,
- <0x0 0x157 0x1>,
- <0x0 0x158 0x1>;
- amd,per-channel-interrupt;
- mac-address = [02 b1 b2 b3 b4 b5];
- clocks = <&xgmacclk1_dma &xgmacclk1_ptp>;
- clock-names = "dma_clk", "ptp_clk";
- phy-handle = <&xgmac1_phy>;
- phy-mode = "xgmii";
- dma-coherent;
- iommus = <&xgmac1_smmu 0x00 0x17>; /* 0-7, 16-23 */
- };
- };
- chosen {
- stdout-path = "/smb/serial@e1010000";
- };
- psci {
- compatible = "arm,psci-0.2", "arm,psci";
- method = "smc";
- };
- };
|